[coreboot-gerrit] New patch to review for coreboot: */Makefile.inc: Compile files needed by uart8250 in x86 bootblock

Alexandru Gagniuc (mr.nuke.me@gmail.com) gerrit at coreboot.org
Sat Jan 9 08:14:06 CET 2016


Alexandru Gagniuc (mr.nuke.me at gmail.com) just uploaded a new patch set to gerrit, which you can find at https://review.coreboot.org/12869

-gerrit

commit f7a6d13ce54ac1f26d0efc4c9bf727b9804031dc
Author: Alexandru Gagniuc <alexandrux.gagniuc at intel.com>
Date:   Tue Oct 6 16:35:07 2015 -0700

    */Makefile.inc: Compile files needed by uart8250 in x86 bootblock
    
    These files provide symbols needed by console and uart drivers. This
    was not an issue in the past, as we were not setting up a C
    environment this early in the boot process.
    
    Change-Id: Ied5106ac30a68971c8330e8f8270ab060994a89d
    Signed-off-by: Alexandru Gagniuc <alexandrux.gagniuc at intel.com>
---
 src/cpu/x86/lapic/Makefile.inc | 1 +
 src/drivers/uart/Makefile.inc  | 1 +
 src/lib/Makefile.inc           | 1 +
 3 files changed, 3 insertions(+)

diff --git a/src/cpu/x86/lapic/Makefile.inc b/src/cpu/x86/lapic/Makefile.inc
index 1deec3f..c0a3572 100644
--- a/src/cpu/x86/lapic/Makefile.inc
+++ b/src/cpu/x86/lapic/Makefile.inc
@@ -3,6 +3,7 @@ ramstage-y += lapic_cpu_init.c
 ramstage-y += secondary.S
 romstage-$(CONFIG_UDELAY_LAPIC) += apic_timer.c
 ramstage-$(CONFIG_UDELAY_LAPIC) += apic_timer.c
+bootblock-y += boot_cpu.c
 verstage-y += boot_cpu.c
 romstage-y += boot_cpu.c
 ramstage-y += boot_cpu.c
diff --git a/src/drivers/uart/Makefile.inc b/src/drivers/uart/Makefile.inc
index fc33ee9..da8b5f7 100644
--- a/src/drivers/uart/Makefile.inc
+++ b/src/drivers/uart/Makefile.inc
@@ -17,6 +17,7 @@ smm-$(CONFIG_DEBUG_SMI) += uart8250io.c
 endif
 
 ifeq ($(CONFIG_DRIVERS_UART_8250MEM),y)
+bootblock-y += uart8250mem.c
 verstage-y += uart8250mem.c
 romstage-y += uart8250mem.c
 ramstage-y += uart8250mem.c
diff --git a/src/lib/Makefile.inc b/src/lib/Makefile.inc
index 724391f..8842823 100644
--- a/src/lib/Makefile.inc
+++ b/src/lib/Makefile.inc
@@ -87,6 +87,7 @@ endif
 
 romstage-y += compute_ip_checksum.c
 ifeq ($(CONFIG_COMPILER_GCC),y)
+bootblock-$(CONFIG_ARCH_BOOTBLOCK_X86_32) += gcc.c
 verstage-$(CONFIG_ARCH_VERSTAGE_X86_32) += gcc.c
 romstage-$(CONFIG_ARCH_ROMSTAGE_X86_32) += gcc.c
 ramstage-$(CONFIG_ARCH_RAMSTAGE_X86_32) += gcc.c



More information about the coreboot-gerrit mailing list