[coreboot-gerrit] New patch to review for coreboot: google/chell: Set DPTF critical temperature to 99C

Patrick Georgi (pgeorgi@google.com) gerrit at coreboot.org
Tue Oct 27 19:07:32 CET 2015


Patrick Georgi (pgeorgi at google.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/12202

-gerrit

commit 77980e2167239fbfd2b617a28d26905b516968e2
Author: Duncan Laurie <dlaurie at chromium.org>
Date:   Thu Oct 22 10:53:01 2015 -0700

    google/chell: Set DPTF critical temperature to 99C
    
    If we boot without a heatsink then DPTF may power off the system when
    it starts if the CPU temp is >90C.  Since TJmax is 100C set the
    critical threshold to just below that value.
    
    Also remove the active thresholds as chell does not have a fan.
    This will have DPTF use the default values but without the DPTF active
    policy it shouldn't get used.
    
    BUG=chrome-os-partner:46694
    BRANCH=none
    TEST=build and boot on chell w/o a heatsink
    
    Change-Id: Id9e8f2c547468db8ad0edaf6c362a9a9bb5b95a2
    Signed-off-by: Patrick Georgi <pgeorgi at chromium.org>
    Original-Commit-Id: 23d9117d5d7a4b44fc2298352eba133747f8e246
    Original-Change-Id: Ib8e074098e3956efeed0f9b7f8b16652658db374
    Original-Signed-off-by: Duncan Laurie <dlaurie at chromium.org>
    Original-Reviewed-on: https://chromium-review.googlesource.com/308728
    Original-Reviewed-by: Aaron Durbin <adurbin at chromium.org>
---
 src/mainboard/google/chell/acpi/dptf.asl | 7 +------
 1 file changed, 1 insertion(+), 6 deletions(-)

diff --git a/src/mainboard/google/chell/acpi/dptf.asl b/src/mainboard/google/chell/acpi/dptf.asl
index 77578f6..478c882 100644
--- a/src/mainboard/google/chell/acpi/dptf.asl
+++ b/src/mainboard/google/chell/acpi/dptf.asl
@@ -19,12 +19,7 @@
  */
 
 #define DPTF_CPU_PASSIVE        80
-#define DPTF_CPU_CRITICAL       90
-#define DPTF_CPU_ACTIVE_AC0     90
-#define DPTF_CPU_ACTIVE_AC1     80
-#define DPTF_CPU_ACTIVE_AC2     70
-#define DPTF_CPU_ACTIVE_AC3     60
-#define DPTF_CPU_ACTIVE_AC4     50
+#define DPTF_CPU_CRITICAL       99
 
 #define DPTF_TSR0_SENSOR_ID	1
 #define DPTF_TSR0_SENSOR_NAME	"Ambient"



More information about the coreboot-gerrit mailing list