[coreboot-gerrit] New patch to review for coreboot: Braswell: Add dummy microcode terminator
Leroy P Leahy (leroy.p.leahy@intel.com)
gerrit at coreboot.org
Tue Jul 14 00:42:27 CEST 2015
Leroy P Leahy (leroy.p.leahy at intel.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/10911
-gerrit
commit a6162dac13be26e405b0e32555822954beaba662
Author: Lee Leahy <leroy.p.leahy at intel.com>
Date: Mon Jul 13 15:44:53 2015 -0700
Braswell: Add dummy microcode terminator
Prevent duplication of the dummy microcode terminator by moving it from
the microcode_blob.h file into the microcode_blob.c file.
BRANCH=none
BUG=None
TEST=Build and run on cyan
Change-Id: I2109502cacac6bc73b53a823479ac20431726bfd
Signed-off-by: Lee Leahy <leroy.p.leahy at intel.com>
---
src/soc/intel/braswell/microcode/microcode_blob.c | 6 ++++++
1 file changed, 6 insertions(+)
diff --git a/src/soc/intel/braswell/microcode/microcode_blob.c b/src/soc/intel/braswell/microcode/microcode_blob.c
index e0aeaff..a6e8ae6 100644
--- a/src/soc/intel/braswell/microcode/microcode_blob.c
+++ b/src/soc/intel/braswell/microcode/microcode_blob.c
@@ -19,4 +19,10 @@
unsigned microcode[] = {
#include <microcode/microcode_blob.h>
+
+ /* Dummy terminator */
+ 0x0, 0x0, 0x0, 0x0,
+ 0x0, 0x0, 0x0, 0x0,
+ 0x0, 0x0, 0x0, 0x0,
+ 0x0, 0x0, 0x0, 0x0,
};
More information about the coreboot-gerrit
mailing list