[coreboot-gerrit] New patch to review for coreboot: 38f890f x86: Set BOOT_MEDIA_SPI_BUS

Marc Jones (marc.jones@se-eng.com) gerrit at coreboot.org
Wed Dec 10 03:40:45 CET 2014


Marc Jones (marc.jones at se-eng.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/7752

-gerrit

commit 38f890f7eefd68d1013c740c71762c4c1c972621
Author: David Hendricks <dhendrix at chromium.org>
Date:   Fri Mar 21 17:09:29 2014 -0700

    x86: Set BOOT_MEDIA_SPI_BUS
    
    BOOT_MEDIA_SPI_BUS is a Kconfig variable used on some ARM-based
    platforms to set up CBFS media. It turns out it can also be helpful
    for setting up the eventlog which is intended to reside on the same
    SPI flash as CBFS. Setting it for x86 will allow us to remove an
    assumption about which SPI bus is used for this flash device.
    
    Long term this can go away as we come up with a better abstraction
    for the eventlog's backing store. This is only intended to help us
    get from here to there.
    
    BUG=none
    BRANCH=none
    TEST=built and booted on Link
    Signed-off-by: David Hendricks <dhendrix at chromium.org>
    
    Original-Change-Id: I1d84dc28592fbece33a70167be59e83bca9cd7bc
    Original-Reviewed-on: https://chromium-review.googlesource.com/191202
    Original-Tested-by: David Hendricks <dhendrix at chromium.org>
    Original-Reviewed-by: Gabe Black <gabeblack at chromium.org>
    Original-Commit-Queue: David Hendricks <dhendrix at chromium.org>
    (cherry picked from commit 200aa7c5b1b1f4c74412893cf7231a12e2702463)
    Signed-off-by: Marc Jones <marc.jones at se-eng.com>
    
    Change-Id: If988bcff5244ec6a82580203471b25fac49c45ef
---
 src/cpu/x86/Kconfig | 7 +++++++
 1 file changed, 7 insertions(+)

diff --git a/src/cpu/x86/Kconfig b/src/cpu/x86/Kconfig
index a1ec208..1e15166 100644
--- a/src/cpu/x86/Kconfig
+++ b/src/cpu/x86/Kconfig
@@ -137,3 +137,10 @@ config MIRROR_PAYLOAD_TO_RAM_BEFORE_LOADING
 	  payload would typically live in a memory-mapped SPI part. Copying
 	  the SPI contents to RAM before performing the load can speed up
 	  the boot process.
+
+config BOOT_MEDIA_SPI_BUS
+	int
+	default 0
+	depends on SPI_FLASH
+	help
+	 Most x86 systems which boot from SPI flash boot using bus 0.



More information about the coreboot-gerrit mailing list