[SeaBIOS] [Qemu-devel] [PATCH 2/3] target-i386: reserve RCRB mmio space in ACPI DSDT table

Paulo Alcantara pcacjr at zytor.com
Sat May 30 12:57:29 CEST 2015


Hi Gerd,

On Thu, 28 May 2015 09:13:35 +0200
Gerd Hoffmann <kraxel at redhat.com> wrote:

> > +Scope(\_SB) {
> > +    OperationRegion (RCRB, SystemMemory, 0xfed1c000, 0x4000)
> 
> Where does this address come from?

This address is reserved in an ACPI DSDT table for Intel Haswell in
Coreboot project, Vlv2DeviceRefCodePkg package in EDK II as well as my
Haswell laptop on which I can see it through `dmesg` :-)

> Is this a standard location suggested by intel specs?

I haven't found any Intel spec or any other document that suggests such
address, but from "9.4 Memory Map" section in ICH9 spec, it seems safe
to use that MMIO region for the 16KiB of chipset configuration
registers.

> Or is the firmware free to choose it?

Given that, I would say so.

Thanks,

Paulo

-- 
Paulo Alcantara, C.E.S.A.R
Speaking for myself only.



More information about the SeaBIOS mailing list