[SeaBIOS] [Qemu-devel] [seabios patch 0/5] dynamic pci i/o windows

[Kevin O'Connor]

On Fri, May 04, 2012 at 04:01:56PM +0200, Gerd Hoffmann wrote:
> On 05/04/12 15:18, Kevin O'Connor wrote:
> > On Fri, May 04, 2012 at 10:21:22AM +0200, Gerd Hoffmann wrote:
> >>   Hi,
> >>
> >> This patch series makes the PCI I/O windows runtime-configurable via
> >> qemu firmware config interface.  Main advantage is that we can size and
> >> shuffle around the PCI i/O windows according to the amount of memory the
> >> virtual machine has.  We don't need a hole for 64bit PCI bars, we can
> >> just map them above the main memory.  The hole for 32bit PCI bars can be
> >> enlarged for guests with less than 3.5 GB of memory.
> > 
> > Why pass in a PCI IO range through fw_cfg if SeaBIOS can figure out an
> > acceptable range from the amount of memory in the machine?
> 
> Suggestions on how to update the pci host bridge windows in the dsdt then?

Perhaps malloc_high() a struct with the info you need and then create
an OperationRegion() in the dynamically generated SSDT with the
address of the struct.

-Kevin