[SeaBIOS] synching GPE0_BLK between OVMF and qemu
jljusten at gmail.com
Sun Apr 29 03:17:24 CEST 2012
On Sat, Apr 28, 2012 at 00:08, Gleb Natapov <gleb at redhat.com> wrote:
> On Fri, Apr 27, 2012 at 02:55:48PM -0700, Jordan Justen wrote:
>> But, if qemu could be changed,
>> could it be made to match the PIIX4 datasheet?
> We try not to change QEMU in non backwards compatible way. We can
> implement PMBA and start using address there if FW writes into it,
> but, as I noted before, OVMF will have to be changed anyways since 0x400
> address is already occupied and pci/cpu/memory hotplug/unplug
> functionality uses additional IO space not documented by PIIX4 spec.
The "pci/cpu/memory hotplug/unplug functionality" is also using hard
coded addresses in the 0x400 range?
And, 0xb000 would be the recommended PM base address?
> It would be better for OVMF to treat QEMU like separate platform, that
> behave almost, but not exactly like, real HW.
Yes, it does seem like that will be required here.
More information about the SeaBIOS