[flashrom] [PATCH] Dediprog SF100 support
stepan at coresystems.de
Thu Jan 21 22:03:16 CET 2010
On 1/19/10 2:57 PM, Carl-Daniel Hailfinger wrote:
> On 19.01.2010 14:36, Carl-Daniel Hailfinger wrote:
>> As interim measure, I can increase read chunk size to 16 (speedup factor
>> 4) once we know if read works. Once we know read chunk size 16 works, I
>> can test bigger chunk sizes up to 64 (USB protocol limit). That would be
>> a factor of 16 faster than the current implementation. Maybe not
>> perfect, but it would definitely be usable.
>> I need those chunk size tests anyway to implement write support.
> Tests of this patch are appreciated. Please run in verbose (-V) mode,
> but not SPEW mode (-VV) because SPEW will slow reading down. Some
> timings for a full read would be nice. If we're lucky, full read is
> around 5 minutes, but it should not take substantially longer than 10
> Mark 4 byte RDID as supported by Dediprog.
> Increase read size from 4 bytes to 16 bytes (speedup factor 4).
> Really abort if any unhandled command sizes are run.
> Add some debugging at SPEW level.
It assumes that an ID of 00 00 is a "generic SPI chip". Instead it means
there is no chip connected.
Calibrating delay loop... OK.
Found chip "Generic unknown SPI chip (RDID)" (0 KB, SPI) at physical
This flash part has status NOT WORKING for operations: PROBE READ ERASE
Please email a report to flashrom at flashrom.org if any of the above
work correctly for you with this flash part. Please include the flashrom
output with the additional -V option for all operations you tested (-V, -rV,
-wV, -EV), and mention which mainboard or programmer you tested. Thanks
for your help!
No operations were specified.
coresystems GmbH • Brahmsstr. 16 • D-79104 Freiburg i. Br.
Tel.: +49 761 7668825 • Fax: +49 761 7664613
Email: info at coresystems.de • http://www.coresystems.de/
Registergericht: Amtsgericht Freiburg • HRB 7656
Geschäftsführer: Stefan Reinauer • Ust-IdNr.: DE245674866
More information about the flashrom