[flashrom] SST39SF020A erase tested

[Uwe Hermann]

On Sat, Jun 05, 2010 at 02:12:22AM +0100, Andrew Morgan wrote:
> flashrom v0.9.2-r1033 on Linux 2.6.32-22-generic (i686), built with libpci 3.0.0, GCC 4.4.3, little endian
> flashrom is free software, get the source code at http://www.flashrom.org
> 
> Calibrating delay loop... OS timer resolution is 5 usecs, 111M loops per second, 10 myus = 12 us, 100 myus = 105 us, 1000 myus = 1001 us, 10000 myus = 10070 us, 20 myus = 25 us, OK.
> Initializing internal programmer
> Found candidate at: 00000500-00000510
> Found coreboot table at 0x00000500.
> Found candidate at: 00000400-000005cc
> Found coreboot table at 0x00000400.
> coreboot table found at 0x27ff1400.
> coreboot header(24) checksum: 9767 table(460) checksum: d510 entries: 14
> Vendor ID: Soyo, part ID: SY-6BA+ III

Thanks marked the board and flash chip as tested. You used coreboot
here, just to be sure -- the writing also works if you boot via the
vendor BIOS?


Uwe.
-- 
http://hermann-uwe.de     | http://sigrok.org
http://randomprojects.org | http://unmaintained-free-software.org