[coreboot] SPI controller and Lock bits

Nico Huber nico.huber at secunet.com
Fri Oct 5 12:14:25 CEST 2018


Am 05.10.18 um 08:39 schrieb Martin Kepplinger:
> is there already a gerrit change you are working on this? Do plan to
> support / test
> a X230 flash chip's lock bits?
> * MX25L6406E/MX25L6408E
> * EN25QH64
> * MX25L3206E

not about this request in particular but such flash-chip features in
general: IMO, the best solution is to implement these in (lib)flashrom
and integrate that into coreboot. I wouldn't say that it's wasted time
to implement it in coreboot directly. But, in the long run, taking
shortcuts or maintaining redundant implementations will slow the pro-
ject down overall.

-------------- next part --------------
A non-text attachment was scrubbed...
Name: 0xBD56B4A4138B3CE3.asc
Type: application/pgp-keys
Size: 5227 bytes
Desc: not available
URL: <http://mail.coreboot.org/pipermail/coreboot/attachments/20181005/3be4d3e9/attachment.skr>

More information about the coreboot mailing list