[coreboot] Configuration for Apollo Lake FSP (Github/MR5)

Alexey Borovikov realman.bau at gmail.com
Tue Nov 20 19:13:38 CET 2018


Hi, Nico!
Is there an external superio on your board?
At the moment I am trying to solve the problem of initializing the external superio chip for the SOC Baytrail processor, but so far without success.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://mail.coreboot.org/pipermail/coreboot/attachments/20181120/4b116ced/attachment.html>


More information about the coreboot mailing list