[coreboot] Using LPC bus serial interrupts

yanvasilij yan yanvasilij at gmail.com
Wed Nov 7 16:26:50 CET 2018


Hello!


I am trying to use LPC wire on my Intel Atom E3800 based board for
communication with my custom FPGA device. There is sja1000 CAN transivere
realized on this device. So I can work with this device by polling with no
problem. But for some strange reason, I don’t get interrupts from this
device. I see by oscilloscope serial irq requests from CPU and the device
is response, but my OS (Linux) does not get this interrupts. Here my board
directory https://github.com/yanvasilij/nefteavtomatika.

I think I have a similar problem like this
https://mail.coreboot.org/pipermail/coreboot/2016-January/080839.html. But
my device use IRQ7, not IRQ4.

So I made like described here
https://mail.coreboot.org/pipermail/coreboot/2016-January/080848.html.

There are adviced to me to describe my LPC device in devicetree. But should
I realy to do it, if I working with LPC bus directly from Linux?

What am I doing wrong?

What am I doing wrong? May be I have a problem with IRQ route?

Linux dmesg output and .config are in attachments.

Regards
Vasily
Предварительный просмотр файла dmesg.txt
dmesg.txt
36 KB
<https://mail.google.com/mail/u/0?ui=2&ik=5c96cffe3a&attid=0.2&permmsgid=msg-f:1616479826901109220&th=166ee3d68d0689e4&view=att&disp=safe>
Предварительный просмотр файла .config
.config
20 KB
<https://mail.google.com/mail/u/0?ui=2&ik=5c96cffe3a&attid=0.1&permmsgid=msg-f:1616479826901109220&th=166ee3d68d0689e4&view=att&disp=safe>
<https://mail.google.com/mail/u/0?ui=2&ik=5c96cffe3a&attid=0.2&permmsgid=msg-f:1616479826901109220&th=166ee3d68d0689e4&view=att&disp=safe>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://mail.coreboot.org/pipermail/coreboot/attachments/20181107/138d4e03/attachment.html>


More information about the coreboot mailing list