[coreboot] Why coreboot for riscv does not support multi-core?

[Jonathan Neuschäfer]

In short: Because it was easier to delay the problem until later.

On Thu, May 17, 2018 at 03:55:37PM +0800, 王翔 wrote:
> The current code does not set the stack pointer for hart alone.
> The Linux kernel runs in s-mode and cannot set the stack pointer for m-mode.
> If m-mode does not have a separate stack for hart, then m-mode cannot save any state about the current hart.
> 
> Is it necessary to initialize the stack pointer for each hart?

Yes, I think this needs to be implemented.

Note also, that the new SBI based on the ecall instruction is not
implemented in coreboot.


Jonathan Neuschäfer
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 819 bytes
Desc: not available
URL: <http://mail.coreboot.org/pipermail/coreboot/attachments/20180517/7d7bb8dc/attachment.asc>