[coreboot] BDX-DE PCI init fail

[Zoran Stojsavljevic]

YES, U R correct. BDX-DE supoosed to be SoC, as I now recall. It was
once upon a time/a long time back, about 2.5 to 3 years ago I played
with this stuff.

You supposed NOT to use anything beneath 0x50663 (forget 0x50661/2). I
have no idea why you are using PPR 0x50663, the production part (PR)
is actually 0x50664.

My best guess, you are using some CRB (CamelBack Mountain CRB?!) as
given, with FSP v 1.0. And I recall, this should work... Out of box,
although I never tried it with FSP. I tried it with the internal
AMI/INTEL UEFI and Fedora 23, IIRC?! I tried 0x50661 and 0x50662, but
also with internal AMI/INTEL UEFI.

Werner (if he recalls the stuff, since Werner most certainly played
with FSP on CamelBack Mountain CRB) can help... If?!

Zoran

On Thu, Jan 4, 2018 at 10:06 AM, Hilbert Tu(杜睿哲_Pegatron)
<Hilbert_Tu at pegatroncorp.com> wrote:
> Hi Zoran,
>
> I don't understand. We don't have extra MCU and, from following message, we also have correct microcode. Why you mean we should have " PPR 0x50663 PPR PCH "? My understanding is they are in/just the same chip...Please help to clarify. Thanks.
>
>>>microcode: sig=0x50663 pf=0x10 revision=0x700000e <<===========================
>>>CPUID: 00050663
>
> -Hilbert
> This e-mail and its attachment may contain information that is confidential or privileged, and are solely for the use of the individual to whom this e-mail is addressed. If you are not the intended recipient or have received it accidentally, please immediately notify the sender by reply e-mail and destroy all copies of this email and its attachment. Please be advised that any unauthorized use, disclosure, distribution or copying of this email or its attachment is strictly prohibited.
> 本電子郵件及其附件可能含有機密或依法受特殊管制之資訊，僅供本電子郵件之受文者使用。台端如非本電子郵件之受文者或誤收本電子郵件，請立即回覆郵件通知寄件人，並銷毀本電子郵件之所有複本及附件。任何未經授權而使用、揭露、散佈或複製本電子郵件或其附件之行為，皆嚴格禁止。