[coreboot] SSC setting in FSP

Hilbert Tu(杜睿哲_Pegatron) Hilbert_Tu at pegatroncorp.com
Thu Dec 13 07:35:18 CET 2018

My platform is Intel Denverton with Coreboot 4.8.1 and SSC(Spread Spectrum Clocking) setting is default enabled by FSP even I set it disabled in soft strap pin. Is there any way that I can change it back in Coreboot or how to send command through HECI to configure it? The “Intelmetool” seems only can read.
This e-mail and its attachment may contain information that is confidential or privileged, and are solely for the use of the individual to whom this e-mail is addressed. If you are not the intended recipient or have received it accidentally, please immediately notify the sender by reply e-mail and destroy all copies of this email and its attachment. Please be advised that any unauthorized use, disclosure, distribution or copying of this email or its attachment is strictly prohibited.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://mail.coreboot.org/pipermail/coreboot/attachments/20181213/4e5f693b/attachment.html>

More information about the coreboot mailing list