[coreboot] Problems changing payload on Intel Leaf Hill
unlich at gmail.com
Thu Nov 9 16:09:48 CET 2017
Which version of Tianocore did you use? Did you make any changes to
Tianocore to get it to work (because it still doesn't work for me)? E.g.
did you have to change debug console port settings (similar to those needed
for SeaBIOS to use MMIO serial)?
Did you specify the GOP driver in coreboot, and if so, which file did you
use? Or did you include the GOP driver in the Tianocore build?
Would you by any chance be willing to share the coreboot and Tianocore
config files for your working combination?
On Thu, Nov 9, 2017 at 4:53 PM, Cameron Craig <Cameron.Craig at exterity.com>
> Hi Ahwan,
> >So, we can only expect Intel to solve this issue with new FSP package?
> >Please keep us update, thank you.
> I managed to get my hands on APL FSP MR2 and I can confirm that it just
> works. I have tested it with Tianocore.
> This is at least a short term solution. I have not looked in to why MR3
> doesn’t work and currently have no plans on doing so.
> Cameron Craig | Graduate Software Engineer | Exterity Limited
> tel: +44 1383 828 250 | fax: | mobile:
> e: Cameron.Craig at exterity.com | w: www.exterity.com
> This email has been scanned by the Symantec Email Security.cloud service.
> For more information please visit http://www.symanteccloud.com
> coreboot mailing list: coreboot at coreboot.org
-------------- next part --------------
An HTML attachment was scrubbed...
More information about the coreboot