[coreboot] How to understand register address on x86?

김유석 poplinux0 at gmail.com
Mon Jan 16 02:27:24 CET 2017


Dear Alexander Böcken.

Thank's your advise. It is very nice to me.



2017-01-13 오후 4:13에 Alexander Böcken 이(가) 쓴 글:
>
> Hello,
>
> this is a PCI related notation. It means Bus 0, Device 1-4, Function 0 
> of your board’s PCI bus. Then register offset 0x54, bits 31 to 19.
>
> Regards,
>
> Alex
>
> *Von:*coreboot [mailto:coreboot-bounces at coreboot.org] *Im Auftrag von *???
> *Gesendet:* Freitag, 13. Januar 2017 07:35
> *An:* coreboot
> *Betreff:* [coreboot] How to understand register address on x86?
>
> Dear Sir.
>
> This time, I try to read the "V2_Avoton_BWG_Rev1_6_review.pdf" Page 
> 169. Is see below.
>
> But I don't understand the SLOTCAP address 
> (*B**0:**D**1-4:**F**0:*Offset 0x54[31:19]).
>
> Could you explain this mean to me?
>
> Thank you.
>

-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20170116/0ab76878/attachment-0001.html>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: not available
Type: image/jpeg
Size: 116254 bytes
Desc: not available
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20170116/0ab76878/attachment-0001.jpe>


More information about the coreboot mailing list