[coreboot] coreboot on KGPE-D16 "boot-loops"

Pi Van Den Cirkel opdecirkel at gmail.com
Tue Jan 10 13:38:46 CET 2017


It boots! with  Nanya (Nanya 4GB 2Rx8 PC3-10600E-9-10-E0 1333 ECC) but
only one CPU socket is populated (i dont have more Nanya modules).
If i populate the other socket with HMT125R7BFR8C-H9, it blocks at
```ERROR: PNP: 002e.b 70 irq size: 0x0000000001 not assigned```
Serial console output (set to debug level) is attached.

The fan runs at max rpm all the time. Is this expected?

The kernel complains:
do_IRQ: 1.55 No irq handler for vector
do_IRQ: 2.55 No irq handler for vector
do_IRQ: 3.55 No irq handler for vector
do_IRQ: 4.55 No irq handler for vector
do_IRQ: 5.55 No irq handler for vector
do_IRQ: 6.55 No irq handler for vector
do_IRQ: 7.55 No irq handler for vector
do_IRQ: 8.55 No irq handler for vector
do_IRQ: 9.55 No irq handler for vector
do_IRQ: 10.55 No irq handler for vector

Is this RAM expected to work:
http://www.kingston.com/dataSheets/KVR16R11D4_8.pdf?
I could find non-expensive modules on ebay ... Cannot afford the RAM on HCL.


On Mon, Jan 9, 2017 at 1:47 PM, ron minnich <rminnich at gmail.com> wrote:
> I'd be curious to know if any ram you have works ...
>
> On Mon, Jan 9, 2017 at 10:34 AM Pi Van Den Cirkel <opdecirkel at gmail.com>
> wrote:
>>
>> Hey Timothy, I provided log for two cases.
>> 1) With RAM: HMT42GR7CMR4C-G7 D8 AC - two modules, one module in slot A2
>> The log is: https://paste.debian.net/hidden/83d4816c/ and repeats over
>> and over again starting at:
>>
>> coreboot-4.5-771-gf3e2679-dirty Fri Jan  6 20:33:58 UTC 2017 romstage
>> starting...
>>
>> 2) With RAM Module: Nanya 4GB 2Rx8 PC3-10600E-9-10-E0 1333 ECC
>> (NT4GC72B8PG0NF-CG)
>> The boot process blockes at: ```ERROR: PNP: 002e.b 70 irq size:
>> 0x0000000001 not assigned```
>> Full log: https://paste.debian.net/hidden/d38ffc04/
>>
>> Let me know if you want me to enable extra logging.
>>
>> Thank you for helping!
>>
>> Another one with:
>>
>> On Mon, Jan 9, 2017 at 11:42 AM, Timothy Pearson
>> <tpearson at raptorengineering.com> wrote:
>> > -----BEGIN PGP SIGNED MESSAGE-----
>> > Hash: SHA1
>> >
>> > On 01/09/2017 10:27 AM, Taiidan at gmx.com wrote:
>> >> I don't know if this is the same problem as I lack a null modem cable
>> >> but mine sometimes takes 30 seconds or so to actually boot and show vga
>> >> output.
>> >>
>> >> If I flip the power switch and turn it back on after a little while I
>> >> have to wait much longer, in the meantime the PWM fans are off and it
>> >> is
>> >> dead to the world.
>> >>
>> >> There is also a problem where loading the kernel too fast results in an
>> >> immediate reboot, I must wait at the grub screen for 15 seconds or so
>> >> if
>> >> I don't want this to happen
>> >>
>> >>
>> >> I am curious do you guys have a uniprocessor system without the second
>> >> 8pin connection?
>> >>
>> >
>> > Could I get full coreboot serial boot logs from both of these machines?
>> >  Without the logs I would just be guessing.
>> >
>> > Thanks!
>> >
>> > - --
>> > Timothy Pearson
>> > Raptor Engineering
>> > +1 (415) 727-8645 (direct line)
>> > +1 (512) 690-0200 (switchboard)
>> > https://www.raptorengineering.com
>> > -----BEGIN PGP SIGNATURE-----
>> > Version: GnuPG v1
>> > Comment: Using GnuPG with Mozilla - http://enigmail.mozdev.org/
>> >
>> > iQEcBAEBAgAGBQJYc71pAAoJEK+E3vEXDOFby+gH/3fcHF3FdnSYklKTyjURqc8L
>> > DXfIMyLQrBmMZKPcTFqBEriWyIon4qXEZJ/1lshO+7gjMLmk+Q2QC/Kjc7hux2Z1
>> > gEzfalAUX8L+nhtEQJI3CtyX2GhiIj2oC7uifAlthcI/DAwoK52UQtdfDcJ8pSh4
>> > iBLDgS6XK22i+NgUvDare41sAp8Ibg+emOA8CQ2azl/CYIQv9x1MrU8T8e9j/3mt
>> > 7bBPRZ1UrlT3rqy6a1kp/cA1CnyW4JkiAaVq7v+sZfc/CTAPdDf3Bb0/Te07//yg
>> > n6JbsQsh6IVqFCjlt6eM54xMD/aNCrVd9bbXKjyFBYJtTx0t8UDglXmVPepg8l4=
>> > =nxZ6
>> > -----END PGP SIGNATURE-----
>>
>> --
>> coreboot mailing list: coreboot at coreboot.org
>> https://www.coreboot.org/mailman/listinfo/coreboot
-------------- next part --------------


coreboot-4.5-789-g27aeb61-dirty Tue Jan 10 11:40:21 UTC 2017 romstage starting...
POST: 0x30
CPU APICID 00 start flag set
POST: 0x32
POST: 0x66
BSP Family_Model: 00600f12
*sysinfo range: [000c2d20,000cd28c]
bsp_apicid = 00
cpu_init_detectedx = 00000000
sb700 reset flags: 0000
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'microcode_amd.bin'
CBFS: Found @ offset dc2c0 size 318c
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'microcode_amd_fam15h.bin'
CBFS: Found @ offset 2dd80 size 1ec4
[microcode] patch id to apply = 0x0600063d
[microcode] updated to patch id = 0x0600063d success
POST: 0x33
cpuSetAMDMSR CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
 done
POST: 0x34
Enter amd_ht_init()
AMD_CB_EventNotify(): INFO: HT_EVENT_COH_NODE_DISCOVERED: node 0 link 2 new node: 1
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
Forcing HT links to isochronous mode due to enabled IOMMU
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
Exit amd_ht_init()
amd_ht_fixup()
amd_ht_fixup(): node 0 (internal node ID 0): disabling defective HT link (L3 connected: 0)
amd_ht_fixup(): node 1 (internal node ID 1): disabling defective HT link (L3 connected: 0)
POST: 0x35
cpuSetAMDPCI 00 done
cpuSetAMDPCI 01 done
Prep FID/VID Node:00
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f16
  F3xD8: 03000016
  F3xDC: 05475631
Prep FID/VID Node:01
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f16
  F3xD8: 03000016
  F3xDC: 05475631
setup_remote_node: 01 done
Start node 01 done.
POST: 0x36
core0 started:  01
sr5650_early_setup()
get_cpu_rev EAX=0x600f12.
CPU Rev is Fam 15.
NB Revision is A12.
fam10_optimization()
sr5650_por_init
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
Enabling IOMMU
sb700_early_setup()
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
sb700_devices_por_init()
sb700_devices_por_init(): SMBus Device, BDF:0-20-0
SMBus controller enabled, sb revision is A15
sb700_devices_por_init: Disabling ISA DMA support
sb700_devices_por_init(): IDE Device, BDF:0-20-1
sb700_devices_por_init(): LPC Device, BDF:0-20-3
sb700_devices_por_init(): P2P Bridge, BDF:0-20-4
sb700_devices_por_init(): SATA Device, BDF:0-17-0
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
sb700_pmio_por_init()
start_other_cores()
init node: 00  cores: 07 pass 1
Start other core - nodeid: 00  cores: 07
get_boot_apic_id: using 2 as APIC ID for node 0, core 2
get_boot_apic_id: using 4 as APIC ID for node 0, core 4
get_boot_apic_id: using 6 as APIC ID for node 0, core 6
init node: 01  cores: 07 pass 1
Start other core - nodeid: 01  cores: 07
get_boot_apic_id: using 10 as APIC ID for node 1, core 2
get_boot_apic_id: using 12 as APIC ID for node 1, core 4
get_boot_apic_id: using 14 as APIC ID for node 1, core 6
POST: 0x37
started ap apicid: get_boot_apic_id: using 1 as APIC ID for node 0, core 1
* AP 01started
get_boot_apic_id: using 2 as APIC ID for node 0, core 2
* AP 02started
get_boot_apic_id: using 3 as APIC ID for node 0, core 3
* AP 03started
get_boot_apic_id: using 4 as APIC ID for node 0, core 4
* AP 04started
get_boot_apic_id: using 5 as APIC ID for node 0, core 5
* AP 05started
get_boot_apic_id: using 6 as APIC ID for node 0, core 6
* AP 06started
get_boot_apic_id: using 7 as APIC ID for node 0, core 7
* AP 07started
get_boot_apic_id: using 9 as APIC ID for node 1, core 1
* AP 09started
get_boot_apic_id: using 10 as APIC ID for node 1, core 2
* AP 0astarted
get_boot_apic_id: using 11 as APIC ID for node 1, core 3
* AP 0bstarted
get_boot_apic_id: using 12 as APIC ID for node 1, core 4
* AP 0cstarted
get_boot_apic_id: using 13 as APIC ID for node 1, core 5
* AP 0dstarted
get_boot_apic_id: using 14 as APIC ID for node 1, core 6
* AP 0estarted
get_boot_apic_id: using 15 as APIC ID for node 1, core 7
* AP 0fstarted


Begin FIDVID MSR 0xc0010071 0x52be009e 0x3a06624c
POST: 0x39
FIDVID on BSP, APIC_id: 00
BSP fid = 0
get_boot_apic_id: using 0 as APIC ID for node 0, core 0
get_boot_apic_id: using 1 as APIC ID for node 0, core 1
get_boot_apic_id: using 2 as APIC ID for node 0, core 2
get_boot_apic_id: using 3 as APIC ID for node 0, core 3
get_boot_apic_id: using 4 as APIC ID for node 0, core 4
get_boot_apic_id: using 5 as APIC ID for node 0, core 5
get_boot_apic_id: using 6 as APIC ID for node 0, core 6
get_boot_apic_id: using 7 as APIC ID for node 0, core 7
get_boot_apic_id: using 8 as APIC ID for node 1, core 0
get_boot_apic_id: using 9 as APIC ID for node 1, core 1
get_boot_apic_id: using 10 as APIC ID for node 1, core 2
get_boot_apic_id: using 11 as APIC ID for node 1, core 3
get_boot_apic_id: using 12 as APIC ID for node 1, core 4
get_boot_apic_id: using 13 as APIC ID for node 1, core 5
get_boot_apic_id: using 14 as APIC ID for node 1, core 6
get_boot_apic_id: using 15 as APIC ID for node 1, core 7
Wait for AP stage 1: ap_apicid = 1
	readback = 1000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 2
	readback = 2000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 3
	readback = 3000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 4
	readback = 4000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 5
	readback = 5000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 6
	readback = 6000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 7
	readback = 7000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 8
	readback = 8000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 9
	readback = 9000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = a
	readback = a000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = b
	readback = b000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = c
	readback = c000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = d
	readback = d000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = e
	readback = e000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = f
	readback = f000014
	common_fid(packed) = 0
common_fid = 0
POST: 0x3a
End FIDVIDMSR 0xc0010071 0x52be009e 0x3a06624c
POST: 0x38
sr5650_htinit: Node 0 Link 1, HT freq=e.
sr5650_htinit: HT3 mode
...WARM RESET...




coreboot-4.5-789-g27aeb61-dirty Tue Jan 10 11:40:21 UTC 2017 romstage starting...
POST: 0x30
CPU APICID 00 start flag set
POST: 0x32
POST: 0x66
BSP Family_Model: 00600f12
*sysinfo range: [000c2d20,000cd28c]
bsp_apicid = 00
cpu_init_detectedx = 00000000
sb700 reset flags: 0004
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'microcode_amd.bin'
CBFS: Found @ offset dc2c0 size 318c
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'microcode_amd_fam15h.bin'
CBFS: Found @ offset 2dd80 size 1ec4
[microcode] patch id to apply = 0x0600063d
[microcode] updated to patch id = 0x0600063d success
POST: 0x33
cpuSetAMDMSR CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
 done
POST: 0x34
Enter amd_ht_init()
AMD_CB_EventNotify(): INFO: HT_EVENT_COH_NODE_DISCOVERED: node 0 link 2 new node: 1
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
Forcing HT links to isochronous mode due to enabled IOMMU
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
Exit amd_ht_init()
amd_ht_fixup()
amd_ht_fixup(): node 0 (internal node ID 0): disabling defective HT link (L3 connected: 0)
amd_ht_fixup(): node 1 (internal node ID 1): disabling defective HT link (L3 connected: 0)
POST: 0x35
cpuSetAMDPCI 00 done
cpuSetAMDPCI 01 done
Prep FID/VID Node:00
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f16
  F3xD8: 03000016
  F3xDC: 05475631
Prep FID/VID Node:01
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f16
  F3xD8: 03000016
  F3xDC: 05475631
setup_remote_node: 01 done
Start node 01 done.
POST: 0x36
core0 started:  01
sr5650_early_setup()
get_cpu_rev EAX=0x600f12.
CPU Rev is Fam 15.
NB Revision is A12.
fam10_optimization()
sr5650_por_init
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
Enabling IOMMU
sb700_early_setup()
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
sb700_devices_por_init()
sb700_devices_por_init(): SMBus Device, BDF:0-20-0
SMBus controller enabled, sb revision is A15
sb700_devices_por_init: Disabling ISA DMA support
sb700_devices_por_init(): IDE Device, BDF:0-20-1
sb700_devices_por_init(): LPC Device, BDF:0-20-3
sb700_devices_por_init(): P2P Bridge, BDF:0-20-4
sb700_devices_por_init(): SATA Device, BDF:0-17-0
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
sb700_pmio_por_init()
start_other_cores()
init node: 00  cores: 07 pass 1
Start other core - nodeid: 00  cores: 07
get_boot_apic_id: using 2 as APIC ID for node 0, core 2
get_boot_apic_id: using 4 as APIC ID for node 0, core 4
get_boot_apic_id: using 6 as APIC ID for node 0, core 6
init node: 01  cores: 07 pass 1
Start other core - nodeid: 01  cores: 07
get_boot_apic_id: using 10 as APIC ID for node 1, core 2
get_boot_apic_id: using 12 as APIC ID for node 1, core 4
get_boot_apic_id: using 14 as APIC ID for node 1, core 6
POST: 0x37
started ap apicid: get_boot_apic_id: using 1 as APIC ID for node 0, core 1
* AP 01started
get_boot_apic_id: using 2 as APIC ID for node 0, core 2
* AP 02started
get_boot_apic_id: using 3 as APIC ID for node 0, core 3
* AP 03started
get_boot_apic_id: using 4 as APIC ID for node 0, core 4
* AP 04started
get_boot_apic_id: using 5 as APIC ID for node 0, core 5
* AP 05started
get_boot_apic_id: using 6 as APIC ID for node 0, core 6
* AP 06started
get_boot_apic_id: using 7 as APIC ID for node 0, core 7
* AP 07started
get_boot_apic_id: using 9 as APIC ID for node 1, core 1
* AP 09started
get_boot_apic_id: using 10 as APIC ID for node 1, core 2
* AP 0astarted
get_boot_apic_id: using 11 as APIC ID for node 1, core 3
* AP 0bstarted
get_boot_apic_id: using 12 as APIC ID for node 1, core 4
* AP 0cstarted
get_boot_apic_id: using 13 as APIC ID for node 1, core 5
* AP 0dstarted
get_boot_apic_id: using 14 as APIC ID for node 1, core 6
* AP 0estarted
get_boot_apic_id: using 15 as APIC ID for node 1, core 7
* AP 0fstarted


Begin FIDVID MSR 0xc0010071 0x52be009e 0x3a025206
POST: 0x39
POST: 0x3a
End FIDVIDMSR 0xc0010071 0x52be009e 0x3a025206
POST: 0x38
sr5650_htinit: Node 0 Link 1, HT freq=e.
sr5650_htinit: HT3 mode
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
...WARM RESET...




coreboot-4.5-789-g27aeb61-dirty Tue Jan 10 11:40:21 UTC 2017 romstage starting...
POST: 0x30
CPU APICID 00 start flag set
POST: 0x32
POST: 0x66
BSP Family_Model: 00600f12
*sysinfo range: [000c2d20,000cd28c]
bsp_apicid = 00
cpu_init_detectedx = 00000000
sb700 reset flags: 0004
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'microcode_amd.bin'
CBFS: Found @ offset dc2c0 size 318c
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'microcode_amd_fam15h.bin'
CBFS: Found @ offset 2dd80 size 1ec4
[microcode] patch id to apply = 0x0600063d
[microcode] updated to patch id = 0x0600063d success
POST: 0x33
cpuSetAMDMSR CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
 done
POST: 0x34
Enter amd_ht_init()
AMD_CB_EventNotify(): INFO: HT_EVENT_COH_NODE_DISCOVERED: node 0 link 2 new node: 1
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
Forcing HT links to isochronous mode due to enabled IOMMU
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
Exit amd_ht_init()
amd_ht_fixup()
amd_ht_fixup(): node 0 (internal node ID 0): disabling defective HT link (L3 connected: 0)
amd_ht_fixup(): node 1 (internal node ID 1): disabling defective HT link (L3 connected: 0)
POST: 0x35
cpuSetAMDPCI 00 done
cpuSetAMDPCI 01 done
Prep FID/VID Node:00
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f16
  F3xD8: 03000016
  F3xDC: 05475631
Prep FID/VID Node:01
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f16
  F3xD8: 03000016
  F3xDC: 05475631
setup_remote_node: 01 done
Start node 01 done.
POST: 0x36
core0 started:  01
sr5650_early_setup()
get_cpu_rev EAX=0x600f12.
CPU Rev is Fam 15.
NB Revision is A12.
fam10_optimization()
sr5650_por_init
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
Enabling IOMMU
sb700_early_setup()
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
sb700_devices_por_init()
sb700_devices_por_init(): SMBus Device, BDF:0-20-0
SMBus controller enabled, sb revision is A15
sb700_devices_por_init: Disabling ISA DMA support
sb700_devices_por_init(): IDE Device, BDF:0-20-1
sb700_devices_por_init(): LPC Device, BDF:0-20-3
sb700_devices_por_init(): P2P Bridge, BDF:0-20-4
sb700_devices_por_init(): SATA Device, BDF:0-17-0
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
sb700_pmio_por_init()
start_other_cores()
init node: 00  cores: 07 pass 1
Start other core - nodeid: 00  cores: 07
get_boot_apic_id: using 2 as APIC ID for node 0, core 2
get_boot_apic_id: using 4 as APIC ID for node 0, core 4
get_boot_apic_id: using 6 as APIC ID for node 0, core 6
init node: 01  cores: 07 pass 1
Start other core - nodeid: 01  cores: 07
get_boot_apic_id: using 10 as APIC ID for node 1, core 2
get_boot_apic_id: using 12 as APIC ID for node 1, core 4
get_boot_apic_id: using 14 as APIC ID for node 1, core 6
POST: 0x37
started ap apicid: get_boot_apic_id: using 1 as APIC ID for node 0, core 1
* AP 01started
get_boot_apic_id: using 2 as APIC ID for node 0, core 2
* AP 02started
get_boot_apic_id: using 3 as APIC ID for node 0, core 3
* AP 03started
get_boot_apic_id: using 4 as APIC ID for node 0, core 4
* AP 04started
get_boot_apic_id: using 5 as APIC ID for node 0, core 5
* AP 05started
get_boot_apic_id: using 6 as APIC ID for node 0, core 6
* AP 06started
get_boot_apic_id: using 7 as APIC ID for node 0, core 7
* AP 07started
get_boot_apic_id: using 9 as APIC ID for node 1, core 1
* AP 09started
get_boot_apic_id: using 10 as APIC ID for node 1, core 2
* AP 0astarted
get_boot_apic_id: using 11 as APIC ID for node 1, core 3
* AP 0bstarted
get_boot_apic_id: using 12 as APIC ID for node 1, core 4
* AP 0cstarted
get_boot_apic_id: using 13 as APIC ID for node 1, core 5
* AP 0dstarted
get_boot_apic_id: using 14 as APIC ID for node 1, core 6
* AP 0estarted
get_boot_apic_id: using 15 as APIC ID for node 1, core 7
* AP 0fstarted


Begin FIDVID MSR 0xc0010071 0x52be009e 0x3a025206
POST: 0x39
POST: 0x3a
End FIDVIDMSR 0xc0010071 0x52be009e 0x3a025206
POST: 0x38
sr5650_htinit: Node 0 Link 1, HT freq=e.
sr5650_htinit: HT3 mode
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
Node 00 DIMM voltage set to index 00
Node 01 DIMM voltage set to index 00
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
POST: 0x3b
stopped ap apicid: get_boot_apic_id: using 1 as APIC ID for node 0, core 1
* AP 01stopped
get_boot_apic_id: using 2 as APIC ID for node 0, core 2
* AP 02stopped
get_boot_apic_id: using 3 as APIC ID for node 0, core 3
* AP 03stopped
get_boot_apic_id: using 4 as APIC ID for node 0, core 4
* AP 04stopped
get_boot_apic_id: using 5 as APIC ID for node 0, core 5
* AP 05stopped
get_boot_apic_id: using 6 as APIC ID for node 0, core 6
* AP 06stopped
get_boot_apic_id: using 7 as APIC ID for node 0, core 7
* AP 07stopped
get_boot_apic_id: using 9 as APIC ID for node 1, core 1
* AP 09stopped
get_boot_apic_id: using 10 as APIC ID for node 1, core 2
* AP 0astopped
get_boot_apic_id: using 11 as APIC ID for node 1, core 3
* AP 0bstopped
get_boot_apic_id: using 12 as APIC ID for node 1, core 4
* AP 0cstopped
get_boot_apic_id: using 13 as APIC ID for node 1, core 5
* AP 0dstopped
get_boot_apic_id: using 14 as APIC ID for node 1, core 6
* AP 0estopped
get_boot_apic_id: using 15 as APIC ID for node 1, core 7
* AP 0fstopped

fill_mem_ctrl() detected 2 nodes
POST: 0x3d
POST: 0x40
raminit_amdmct()
raminit_amdmct begin:
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
mctAutoInitMCT_D: mct_init Node 0
mctAutoInitMCT_D: mct_InitialMCT_D
mct_InitialMCT_D: mct_ForceNBPState0_En_Fam15
mctAutoInitMCT_D: mctSMBhub_Init
activate_spd_rom() for node 00
enable_spd_node0()
mctAutoInitMCT_D: mct_preInitDCT
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
	 DIMMPresence: DIMMValid=4
	 DIMMPresence: DIMMPresent=4
	 DIMMPresence: RegDIMMPresent=0
	 DIMMPresence: LRDIMMPresent=0
	 DIMMPresence: DimmECCPresent=4
	 DIMMPresence: DimmPARPresent=0
	 DIMMPresence: Dimmx4Present=0
	 DIMMPresence: Dimmx8Present=4
	 DIMMPresence: Dimmx16Present=0
	 DIMMPresence: DimmPlPresent=0
	 DIMMPresence: DimmDRPresent=4
	 DIMMPresence: DimmQRPresent=0
	 DIMMPresence: DATAload[0]=2
	 DIMMPresence: MAload[0]=10
	 DIMMPresence: MAdimms[0]=1
	 DIMMPresence: DATAload[1]=0
	 DIMMPresence: MAload[1]=0
	 DIMMPresence: MAdimms[1]=0
	 DIMMPresence: Status 2004
	 DIMMPresence: ErrStatus 0
	 DIMMPresence: ErrCode 0
	 DIMMPresence: Done

		DCTPreInit_D: mct_DIMMPresence Done
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 's3nv'
CBFS: Found @ offset 2fec0 size 10000
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 's3nv'
CBFS: Found @ offset 2fec0 size 10000
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
mctAutoInitMCT_D: mct_init Node 1
mctAutoInitMCT_D: mct_InitialMCT_D
mct_InitialMCT_D: mct_ForceNBPState0_En_Fam15
mctAutoInitMCT_D: mctSMBhub_Init
activate_spd_rom() for node 01
enable_spd_node1()
mctAutoInitMCT_D: mct_preInitDCT
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
	 DIMMPresence: DIMMValid=0
	 DIMMPresence: DIMMPresent=0
	 DIMMPresence: RegDIMMPresent=0
	 DIMMPresence: LRDIMMPresent=0
	 DIMMPresence: DimmECCPresent=0
	 DIMMPresence: DimmPARPresent=0
	 DIMMPresence: Dimmx4Present=0
	 DIMMPresence: Dimmx8Present=0
	 DIMMPresence: Dimmx16Present=0
	 DIMMPresence: DimmPlPresent=0
	 DIMMPresence: DimmDRPresent=0
	 DIMMPresence: DimmQRPresent=0
	 DIMMPresence: DATAload[0]=0
	 DIMMPresence: MAload[0]=0
	 DIMMPresence: MAdimms[0]=0
	 DIMMPresence: DATAload[1]=0
	 DIMMPresence: MAload[1]=0
	 DIMMPresence: MAdimms[1]=0
	 DIMMPresence: Status 2000
	 DIMMPresence: ErrStatus 1
	 DIMMPresence: ErrCode 2
	 DIMMPresence: Done

CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 's3nv'
CBFS: Found @ offset 2fec0 size 10000
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 's3nv'
CBFS: Found @ offset 2fec0 size 10000
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
mctAutoInitMCT_D: mct_init Node 2
mctAutoInitMCT_D: mct_init Node 3
mctAutoInitMCT_D: mct_init Node 4
mctAutoInitMCT_D: mct_init Node 5
mctAutoInitMCT_D: mct_init Node 6
mctAutoInitMCT_D: mct_init Node 7
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
mctAutoInitMCT_D: DIMMSetVoltage
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
Node 00 DIMM voltage set to index 00
mctAutoInitMCT_D: mctSMBhub_Init
activate_spd_rom() for node 00
enable_spd_node0()
mctAutoInitMCT_D: mct_initDCT
SPDCalcWidth: Status 2004
SPDCalcWidth: ErrStatus 0
SPDCalcWidth: ErrCode 0
SPDCalcWidth: Done
		DCTInit_D: mct_SPDCalcWidth Done
AutoCycTiming_D: Start
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
GetPresetmaxF_D: Start
GetPresetmaxF_D: Done
SPDGetTCL_D: Start
SPDGetTCL_D: DIMMCASL 5
SPDGetTCL_D: DIMMAutoSpeed 4
SPDGetTCL_D: Status 2004
SPDGetTCL_D: ErrStatus 0
SPDGetTCL_D: ErrCode 0
SPDGetTCL_D: Done

SPD2ndTiming: Start
SPD2ndTiming: Done
AutoCycTiming: Status 2004
AutoCycTiming: ErrStatus 0
AutoCycTiming: ErrCode 0
AutoCycTiming: Done

		DCTInit_D: AutoCycTiming_D Done
SPDSetBanks: CSPresent c
SPDSetBanks: Status 2004
SPDSetBanks: ErrStatus 0
SPDSetBanks: ErrCode 0
SPDSetBanks: Done

AfterStitch pDCTstat->NodeSysBase = 0
mct_AfterStitchMemory: pDCTstat->NodeSysLimit = ffffff
StitchMemory: Status 2004
StitchMemory: ErrStatus 0
StitchMemory: ErrCode 0
StitchMemory: Done

CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
InterleaveBanks_D: Status 2004
InterleaveBanks_D: ErrStatus 0
InterleaveBanks_D: ErrCode 0
InterleaveBanks_D: Done

CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
AutoConfig_D: DramControl:     00002a06
AutoConfig_D: DramTimingLo:    00000000
AutoConfig_D: DramConfigMisc:  00000000
AutoConfig_D: DramConfigMisc2: 00000000
AutoConfig_D: DramConfigLo:    03090000
AutoConfig_D: DramConfigHi:    0f090084
InitDDRPhy: Start
InitDDRPhy: Done
mct_SetDramConfigHi_D: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
mct_SetDramConfigHi_D: DramConfigHi:    0f090084
*
mct_SetDramConfigHi_D: Done
mct_EarlyArbEn_D: Start
mct_EarlyArbEn_D: Done
AutoConfig: Status 2004
AutoConfig: ErrStatus 0
AutoConfig: ErrCode 0
AutoConfig: Done

		DCTInit_D: AutoConfig_D Done
		DCTInit_D: PlatformSpec_D Done
		DCTFinalInit_D: StartupDCT_D Start
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
DIMM 1 RttWr: 0
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
mct_DramInit_Sw_D: Done
		DCTFinalInit_D: StartupDCT_D Done
mctAutoInitMCT_D: mctSMBhub_Init
activate_spd_rom() for node 01
enable_spd_node1()
mctAutoInitMCT_D: mct_initDCT
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
SPDCalcWidth: Status 2000
SPDCalcWidth: ErrStatus 1
SPDCalcWidth: ErrCode 2
SPDCalcWidth: Done
mctAutoInitMCT_D: SyncDCTsReady_D
mctAutoInitMCT_D: HTMemMapInit_D
 Node: 00  base: 00  limit: ffffff  BottomIO: c00000
 Node: 00  base: 03  limit: 13fffff
 Node: 01  base: 00  limit: 00
 Node: 02  base: 00  limit: 00
 Node: 03  base: 00  limit: 00
 Node: 04  base: 00  limit: 00
 Node: 05  base: 00  limit: 00
 Node: 06  base: 00  limit: 00
 Node: 07  base: 00  limit: 00
 Copy dram map from Node 0 to Node 01
mctAutoInitMCT_D: mctHookAfterCPU
mctAutoInitMCT_D: DQSTiming_D
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
activate_spd_rom() for node 00
enable_spd_node0()
DIMM 1 RttNom: 2
DIMM 1 RttNom: 2
DIMM 1 RttWr: 0
DIMM 1 RttWr: 0
DIMM 1 RttNom: 2
DIMM 1 RttNom: 2
DIMM 1 RttWr: 0
DIMM 1 RttWr: 0
DIMM 1 RttNom: 2
DIMM 1 RttNom: 2
DIMM 1 RttWr: 0
DIMM 1 RttWr: 0
DIMM 1 RttNom: 2
DIMM 1 RttNom: 2
DIMM 1 RttWr: 0
DIMM 1 RttWr: 0
activate_spd_rom() for node 01
enable_spd_node1()
fam15_receiver_enable_training_seed: using seed: 0051
fam15_receiver_enable_training_seed: using seed: 0051
TrainRcvrEn: Status 2204
TrainRcvrEn: ErrStatus 0
TrainRcvrEn: ErrCode 0
TrainRcvrEn: Done

activate_spd_rom() for node 00
enable_spd_node0()
SetTargetFreq: Start
SetTargetFreq: Node 0: New frequency code: 0006
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 1 RttWr: 0
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 0
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 1 RttNom: 2
DIMM 1 RttNom: 2
DIMM 1 RttWr: 0
DIMM 1 RttWr: 0
DIMM 1 RttNom: 2
DIMM 1 RttNom: 2
DIMM 1 RttWr: 0
DIMM 1 RttWr: 0
DIMM 1 RttNom: 2
DIMM 1 RttNom: 2
DIMM 1 RttWr: 0
DIMM 1 RttWr: 0
DIMM 1 RttNom: 2
DIMM 1 RttNom: 2
DIMM 1 RttWr: 0
DIMM 1 RttWr: 0
SetTargetFreq: Start
SetTargetFreq: Node 0: New frequency code: 000a
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 1 RttWr: 0
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 0
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 1 RttNom: 1
DIMM 1 RttNom: 1
DIMM 1 RttWr: 0
DIMM 1 RttWr: 0
DIMM 1 RttNom: 1
DIMM 1 RttNom: 1
DIMM 1 RttWr: 0
DIMM 1 RttWr: 0
DIMM 1 RttNom: 1
DIMM 1 RttNom: 1
DIMM 1 RttWr: 0
DIMM 1 RttWr: 0
DIMM 1 RttNom: 1
DIMM 1 RttNom: 1
DIMM 1 RttWr: 0
DIMM 1 RttWr: 0
SetTargetFreq: Start
SetTargetFreq: Node 0: New frequency code: 000e
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 1 RttWr: 0
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 0
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 1 RttNom: 1
DIMM 1 RttNom: 1
DIMM 1 RttWr: 0
DIMM 1 RttWr: 0
DIMM 1 RttNom: 1
DIMM 1 RttNom: 1
DIMM 1 RttWr: 0
DIMM 1 RttWr: 0
DIMM 1 RttNom: 1
DIMM 1 RttNom: 1
DIMM 1 RttWr: 0
DIMM 1 RttWr: 0
DIMM 1 RttNom: 1
DIMM 1 RttNom: 1
DIMM 1 RttWr: 0
DIMM 1 RttWr: 0
activate_spd_rom() for node 01
enable_spd_node1()
fam15_receiver_enable_training_seed: using seed: 0051
fam15_receiver_enable_training_seed: using seed: 0051
TrainRcvrEn: Status 2204
TrainRcvrEn: ErrStatus 0
TrainRcvrEn: ErrCode 0
TrainRcvrEn: Done

TrainDQSReceiverEnCyc: Status 2204
TrainDQSReceiverEnCyc: TrainErrors 4000
TrainDQSReceiverEnCyc: ErrStatus 4000
TrainDQSReceiverEnCyc: ErrCode 0
TrainDQSReceiverEnCyc: Done

TrainMaxRdLatency: Status 2204
TrainMaxRdLatency: ErrStatus 4000
TrainMaxRdLatency: ErrCode 0
TrainMaxRdLatency: Done

mctAutoInitMCT_D: :OtherTiming
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
InterleaveNodes_D: Status 2000
InterleaveNodes_D: ErrStatus 1
InterleaveNodes_D: ErrCode 2
InterleaveNodes_D: Done

InterleaveChannels_D: Node 0
InterleaveChannels_D: Status 2204
InterleaveChannels_D: ErrStatus 4000
InterleaveChannels_D: ErrCode 0
InterleaveChannels_D: Node 1
InterleaveChannels_D: Status 2000
InterleaveChannels_D: ErrStatus 1
InterleaveChannels_D: ErrCode 2
InterleaveChannels_D: Node 2
InterleaveChannels_D: Status 2000
InterleaveChannels_D: ErrStatus 0
InterleaveChannels_D: ErrCode 0
InterleaveChannels_D: Node 3
InterleaveChannels_D: Status 2000
InterleaveChannels_D: ErrStatus 0
InterleaveChannels_D: ErrCode 0
InterleaveChannels_D: Node 4
InterleaveChannels_D: Status 2000
InterleaveChannels_D: ErrStatus 0
InterleaveChannels_D: ErrCode 0
InterleaveChannels_D: Node 5
InterleaveChannels_D: Status 2000
InterleaveChannels_D: ErrStatus 0
InterleaveChannels_D: ErrCode 0
InterleaveChannels_D: Node 6
InterleaveChannels_D: Status 2000
InterleaveChannels_D: ErrStatus 0
InterleaveChannels_D: ErrCode 0
InterleaveChannels_D: Node 7
InterleaveChannels_D: Status 2000
InterleaveChannels_D: ErrStatus 0
InterleaveChannels_D: ErrCode 0
InterleaveChannels_D: Done

mctAutoInitMCT_D: ECCInit_D
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
  ECC enabled on node: 00
DCTMemClr_Sync_D: Start
DCTMemClr_Sync_D: Waiting for memory clear to complete.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
.
DCTMemClr_Sync_D: Done
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
ECCInit: Node 00
ECCInit: Status 2204
ECCInit: ErrStatus 4000
ECCInit: ErrCode 0
ECCInit: Done
ECCInit: Node 01
ECCInit: Status 2000
ECCInit: ErrStatus 1
ECCInit: ErrCode 2
ECCInit: Done
mctAutoInitMCT_D: CPUMemTyping_D
	 CPUMemTyping: Cache32bTOP:c00000
	 CPUMemTyping: Bottom32bIO:c00000
	 CPUMemTyping: Bottom40bIO:1400000
mctAutoInitMCT_D: UMAMemTyping_D
mctAutoInitMCT_D: mct_ForceNBPState0_Dis_Fam15
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
set_up_cc6_storage_fam15: Initializing CC6 DRAM storage area for node 0 (interleaved: 0)
set_up_cc6_storage_fam15:	original (node 0) max_range_limit:        13fffffff DRAM limit:        13fffffff
set_up_cc6_storage_fam15:	new max_range_limit:        13effffff
set_up_cc6_storage_fam15:	Target node: 0
set_up_cc6_storage_fam15:	Done
set_up_cc6_storage_fam15: Initializing CC6 DRAM storage area for node 1 (interleaved: 0)
set_up_cc6_storage_fam15:	original (node 0) max_range_limit:        13fffffff DRAM limit:          7ffffff
set_up_cc6_storage_fam15:	new max_range_limit:        13effffff
set_up_cc6_storage_fam15:	Target node: 0
set_up_cc6_storage_fam15:	Done
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
mctAutoInitMCT_D Done: Global Status: 12
raminit_amdmct end:
CBMEM:
IMD: root @ b7fff000 254 entries.
IMD: root @ b7ffec00 62 entries.
POST: 0x41
amdmct_cbmem_store_info: Storing AMDMCT configuration in CBMEM
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
disable_spd()
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'fallback/ramstage'
CBFS: Found @ offset 3ff00 size 15a67
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88


coreboot-4.5-789-g27aeb61-dirty Tue Jan 10 11:40:21 UTC 2017 ramstage starting...
POST: 0x39
Moving GDT to b7ffe9e0...ok
POST: 0x80
Normal boot.
POST: 0x70
BS: BS_PRE_DEVICE times (us): entry 0 run 748 exit 0
POST: 0x71
BS: BS_DEV_INIT_CHIPS times (us): entry 0 run 751 exit 0
POST: 0x72
Enumerating buses...
Show all devs... Before device enumeration.
Root Device: enabled 1
CPU_CLUSTER: 0: enabled 1
APIC: 00: enabled 1
DOMAIN: 0000: enabled 1
PCI: 00:18.0: enabled 1
PCI: 00:00.0: enabled 1
PCI: 00:00.1: enabled 1
PCI: 00:00.2: enabled 1
PCI: 00:02.0: enabled 1
PCI: 00:03.0: enabled 0
PCI: 00:04.0: enabled 1
PCI: 00:05.0: enabled 0
PCI: 00:06.0: enabled 0
PCI: 00:07.0: enabled 0
PCI: 00:08.0: enabled 0
PCI: 00:09.0: enabled 1
PCI: 00:0a.0: enabled 1
PCI: 00:0b.0: enabled 1
PCI: 00:0c.0: enabled 1
PCI: 00:0d.0: enabled 1
PCI: 00:11.0: enabled 1
PCI: 00:12.0: enabled 1
PCI: 00:12.1: enabled 1
PCI: 00:12.2: enabled 1
PCI: 00:13.0: enabled 1
PCI: 00:13.1: enabled 1
PCI: 00:13.2: enabled 1
PCI: 00:14.0: enabled 1
I2C: 00:50: enabled 1
I2C: 00:51: enabled 1
I2C: 00:52: enabled 1
I2C: 00:53: enabled 1
I2C: 00:54: enabled 1
I2C: 00:55: enabled 1
I2C: 00:56: enabled 1
I2C: 00:57: enabled 1
I2C: 00:2f: enabled 1
PCI: 00:14.1: enabled 1
PCI: 00:14.2: enabled 1
PCI: 00:14.3: enabled 1
PNP: 002e.0: enabled 0
PNP: 002e.1: enabled 0
PNP: 002e.2: enabled 1
PNP: 002e.3: enabled 1
PNP: 002e.5: enabled 1
PNP: 002e.106: enabled 0
PNP: 002e.107: enabled 0
PNP: 002e.207: enabled 0
PNP: 002e.307: enabled 0
PNP: 002e.407: enabled 0
PNP: 002e.8: enabled 0
PNP: 002e.108: enabled 0
PNP: 002e.9: enabled 0
PNP: 002e.109: enabled 0
PNP: 002e.209: enabled 0
PNP: 002e.309: enabled 0
PNP: 002e.a: enabled 1
PNP: 002e.b: enabled 1
PNP: 002e.c: enabled 0
PNP: 002e.d: enabled 0
PNP: 002e.f: enabled 0
PNP: 004e.0: enabled 1
PCI: 00:14.4: enabled 1
PCI: 00:01.0: enabled 1
PCI: 00:02.0: enabled 1
PCI: 00:03.0: enabled 1
PCI: 00:14.5: enabled 1
PCI: 00:18.1: enabled 1
PCI: 00:18.2: enabled 1
PCI: 00:18.3: enabled 1
PCI: 00:18.4: enabled 1
PCI: 00:18.5: enabled 1
PCI: 00:19.0: enabled 1
PCI: 00:19.1: enabled 1
PCI: 00:19.2: enabled 1
PCI: 00:19.3: enabled 1
PCI: 00:19.4: enabled 1
PCI: 00:19.5: enabled 1
PCI: 00:1a.0: enabled 1
PCI: 00:1a.1: enabled 1
PCI: 00:1a.2: enabled 1
PCI: 00:1a.3: enabled 1
PCI: 00:1a.4: enabled 1
PCI: 00:1a.5: enabled 1
PCI: 00:1b.0: enabled 1
PCI: 00:1b.1: enabled 1
PCI: 00:1b.2: enabled 1
PCI: 00:1b.3: enabled 1
PCI: 00:1b.4: enabled 1
PCI: 00:1b.5: enabled 1
Compare with tree...
Root Device: enabled 1
 CPU_CLUSTER: 0: enabled 1
  APIC: 00: enabled 1
 DOMAIN: 0000: enabled 1
  PCI: 00:18.0: enabled 1
   PCI: 00:00.0: enabled 1
   PCI: 00:00.1: enabled 1
   PCI: 00:00.2: enabled 1
   PCI: 00:02.0: enabled 1
   PCI: 00:03.0: enabled 0
   PCI: 00:04.0: enabled 1
   PCI: 00:05.0: enabled 0
   PCI: 00:06.0: enabled 0
   PCI: 00:07.0: enabled 0
   PCI: 00:08.0: enabled 0
   PCI: 00:09.0: enabled 1
   PCI: 00:0a.0: enabled 1
   PCI: 00:0b.0: enabled 1
   PCI: 00:0c.0: enabled 1
   PCI: 00:0d.0: enabled 1
   PCI: 00:11.0: enabled 1
   PCI: 00:12.0: enabled 1
   PCI: 00:12.1: enabled 1
   PCI: 00:12.2: enabled 1
   PCI: 00:13.0: enabled 1
   PCI: 00:13.1: enabled 1
   PCI: 00:13.2: enabled 1
   PCI: 00:14.0: enabled 1
    I2C: 00:50: enabled 1
    I2C: 00:51: enabled 1
    I2C: 00:52: enabled 1
    I2C: 00:53: enabled 1
    I2C: 00:54: enabled 1
    I2C: 00:55: enabled 1
    I2C: 00:56: enabled 1
    I2C: 00:57: enabled 1
    I2C: 00:2f: enabled 1
   PCI: 00:14.1: enabled 1
   PCI: 00:14.2: enabled 1
   PCI: 00:14.3: enabled 1
    PNP: 002e.0: enabled 0
    PNP: 002e.1: enabled 0
    PNP: 002e.2: enabled 1
    PNP: 002e.3: enabled 1
    PNP: 002e.5: enabled 1
    PNP: 002e.106: enabled 0
    PNP: 002e.107: enabled 0
    PNP: 002e.207: enabled 0
    PNP: 002e.307: enabled 0
    PNP: 002e.407: enabled 0
    PNP: 002e.8: enabled 0
    PNP: 002e.108: enabled 0
    PNP: 002e.9: enabled 0
    PNP: 002e.109: enabled 0
    PNP: 002e.209: enabled 0
    PNP: 002e.309: enabled 0
    PNP: 002e.a: enabled 1
    PNP: 002e.b: enabled 1
    PNP: 002e.c: enabled 0
    PNP: 002e.d: enabled 0
    PNP: 002e.f: enabled 0
    PNP: 004e.0: enabled 1
   PCI: 00:14.4: enabled 1
    PCI: 00:01.0: enabled 1
    PCI: 00:02.0: enabled 1
    PCI: 00:03.0: enabled 1
   PCI: 00:14.5: enabled 1
  PCI: 00:18.1: enabled 1
  PCI: 00:18.2: enabled 1
  PCI: 00:18.3: enabled 1
  PCI: 00:18.4: enabled 1
  PCI: 00:18.5: enabled 1
  PCI: 00:19.0: enabled 1
  PCI: 00:19.1: enabled 1
  PCI: 00:19.2: enabled 1
  PCI: 00:19.3: enabled 1
  PCI: 00:19.4: enabled 1
  PCI: 00:19.5: enabled 1
  PCI: 00:1a.0: enabled 1
  PCI: 00:1a.1: enabled 1
  PCI: 00:1a.2: enabled 1
  PCI: 00:1a.3: enabled 1
  PCI: 00:1a.4: enabled 1
  PCI: 00:1a.5: enabled 1
  PCI: 00:1b.0: enabled 1
  PCI: 00:1b.1: enabled 1
  PCI: 00:1b.2: enabled 1
  PCI: 00:1b.3: enabled 1
  PCI: 00:1b.4: enabled 1
  PCI: 00:1b.5: enabled 1
Mainboard KGPE-D16 Enable. dev=0x0012e1a0
mainboard_enable, TOP MEM: msr.lo = 0xc0000000, msr.hi = 0x00000000
mainboard_enable, TOP MEM2: msr2.lo = 0x40000000, msr2.hi = 0x00000001
Root Device scanning...
root_dev_scan_bus for Root Device
setup_bsp_ramtop, TOP MEM: msr.lo = 0xc0000000, msr.hi = 0x00000000
setup_bsp_ramtop, TOP MEM2: msr.lo = 0x40000000, msr.hi = 0x00000001
CPU_CLUSTER: 0 enabled
DOMAIN: 0000 enabled
CPU_CLUSTER: 0 scanning...
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
  PCI: 00:18.5 siblings=7
CPU: APIC: 00 enabled
CPU: APIC: 01 enabled
CPU: APIC: 02 enabled
CPU: APIC: 03 enabled
CPU: APIC: 04 enabled
CPU: APIC: 05 enabled
CPU: APIC: 06 enabled
CPU: APIC: 07 enabled
  PCI: 00:19.5 siblings=7
CPU: APIC: 08 enabled
CPU: APIC: 09 enabled
CPU: APIC: 0a enabled
CPU: APIC: 0b enabled
CPU: APIC: 0c enabled
CPU: APIC: 0d enabled
CPU: APIC: 0e enabled
CPU: APIC: 0f enabled
scan_bus: scanning of bus CPU_CLUSTER: 0 took 44905 usecs
DOMAIN: 0000 scanning...
PCI: pci_scan_bus for bus 00
POST: 0x24
PCI: 00:18.0 [1022/1600] bus ops
PCI: 00:18.0 [1022/1600] enabled
PCI: 00:18.1 [1022/1601] enabled
PCI: 00:18.2 [1022/1602] enabled
PCI: 00:18.3 [1022/1603] ops
PCI: 00:18.3 [1022/1603] enabled
PCI: 00:18.4 [1022/1604] ops
PCI: 00:18.4 [1022/1604] enabled
PCI: 00:18.5 [1022/1605] ops
PCI: 00:18.5 [1022/1605] enabled
PCI: 00:19.0 [1022/1600] bus ops
PCI: 00:19.0 [1022/1600] enabled
PCI: 00:19.1 [1022/1601] enabled
PCI: 00:19.2 [1022/1602] enabled
PCI: 00:19.3 [1022/1603] ops
PCI: 00:19.3 [1022/1603] enabled
PCI: 00:19.4 [1022/1604] ops
PCI: 00:19.4 [1022/1604] enabled
PCI: 00:19.5 [1022/1605] ops
PCI: 00:19.5 [1022/1605] enabled
PCI: Static device PCI: 00:1a.0 not found, disabling it.
PCI: Static device PCI: 00:1a.1 not found, disabling it.
PCI: Static device PCI: 00:1a.2 not found, disabling it.
PCI: Static device PCI: 00:1a.3 not found, disabling it.
PCI: Static device PCI: 00:1a.4 not found, disabling it.
PCI: Static device PCI: 00:1a.5 not found, disabling it.
PCI: Static device PCI: 00:1b.0 not found, disabling it.
PCI: Static device PCI: 00:1b.1 not found, disabling it.
PCI: Static device PCI: 00:1b.2 not found, disabling it.
PCI: Static device PCI: 00:1b.3 not found, disabling it.
PCI: Static device PCI: 00:1b.4 not found, disabling it.
PCI: Static device PCI: 00:1b.5 not found, disabling it.
POST: 0x25
PCI: 00:18.0 scanning...
do_hypertransport_scan_chain for bus 00
sr5650_enable: dev=00130ac0, VID_DID=0x5a101002
Bus-0, Dev-0, Fun-0.
enable_pcie_bar3
sr5650_gpp_sb_init: nb_dev=0x00130ac0, dev=0x00130520, port=0x8
PciePowerOffGppPorts() port 8
NB_PCI_REG04 = 2.
NB_PCI_REG84 = 3000010.
NB_PCI_REG4C = 52042.
Sysmem TOM = 0_c0000000
Sysmem TOM2 = 1_40000000
PCI: 00:00.0 [1002/5a10] ops
PCI: 00:00.0 [1002/5a10] enabled
Capability: type 0x08 @ 0xf0
flags: 0xa803
Capability: type 0x08 @ 0xf0
Capability: type 0x08 @ 0xc4
flags: 0x0280
PCI: 00:00.0 count: 0014 static_count: 0015
PCI: 00:00.0 [1002/5a10] enabled next_unitid: 0015
PCI: pci_scan_bus for bus 00
POST: 0x24
sr5650_enable: dev=00130ac0, VID_DID=0x5a101002
Bus-0, Dev-0, Fun-0.
enable_pcie_bar3
sr5650_gpp_sb_init: nb_dev=0x00130ac0, dev=0x00130520, port=0x8
PciePowerOffGppPorts() port 8
NB_PCI_REG04 = 2.
NB_PCI_REG84 = 3000010.
NB_PCI_REG4C = 52042.
Sysmem TOM = 0_c0000000
Sysmem TOM2 = 1_40000000
PCI: 00:00.0 [1002/5a10] enabled
sr5650_enable: dev=00130a20, VID_DID=0xffffffff
Bus-0, Dev-0, Fun-1.
PCI: Static device PCI: 00:00.1 not found, disabling it.
sr5650_enable: dev=00130980, VID_DID=0x5a231002
Bus-0, Dev-0, Fun-2.
PCI: 00:00.2 [1002/5a23] ops
PCI: 00:00.2 [1002/5a23] enabled
sr5650_enable: dev=001308e0, VID_DID=0xffffffff
Bus-0, Dev-2,3, Fun-0. enable=1
sr5650_gpp_sb_init: nb_dev=0x00130ac0, dev=0x001308e0, port=0x2
PcieLinkTraining port=2:lc current state=2030400
sr5650_gpp_sb_init: port=0x2 hw_port=0x2 result=0
PciePowerOffGppPorts() port 2
Capability: type 0x01 @ 0x50
Capability: type 0x10 @ 0x58
Capability: type 0x05 @ 0xa0
Capability: type 0x0d @ 0xb0
Capability: type 0x08 @ 0xb8
Capability: type 0x01 @ 0x50
Capability: type 0x10 @ 0x58
Capability: type 0x05 @ 0xa0
Capability: type 0x0d @ 0xb0
Capability: type 0x08 @ 0xb8
Capability: type 0x01 @ 0x50
Capability: type 0x10 @ 0x58
Capability: type 0x05 @ 0xa0
Capability: type 0x0d @ 0xb0
Capability: type 0x08 @ 0xb8
Capability: type 0x01 @ 0x50
Capability: type 0x10 @ 0x58
PCI: 00:02.0 subordinate bus PCI Express
PCI: 00:02.0 [1002/5a16] enabled
sr5650_enable: dev=00130840, VID_DID=0xffffffff
Bus-0, Dev-2,3, Fun-0. enable=0
sr5650_enable: dev=001307a0, VID_DID=0xffffffff
enable_pcie_bar3
Bus-0, Dev-4,5,6,7, Fun-0. enable=1
sr5650_gpp_sb_init: nb_dev=0x00130ac0, dev=0x001307a0, port=0x4
PcieLinkTraining port=4:lc current state=2030400
sr5650_gpp_sb_init: port=0x4 hw_port=0x4 result=0
PciePowerOffGppPorts() port 4
Capability: type 0x01 @ 0x50
Capability: type 0x10 @ 0x58
Capability: type 0x05 @ 0xa0
Capability: type 0x0d @ 0xb0
Capability: type 0x08 @ 0xb8
Capability: type 0x01 @ 0x50
Capability: type 0x10 @ 0x58
Capability: type 0x05 @ 0xa0
Capability: type 0x0d @ 0xb0
Capability: type 0x08 @ 0xb8
Capability: type 0x01 @ 0x50
Capability: type 0x10 @ 0x58
Capability: type 0x05 @ 0xa0
Capability: type 0x0d @ 0xb0
Capability: type 0x08 @ 0xb8
Capability: type 0x01 @ 0x50
Capability: type 0x10 @ 0x58
PCI: 00:04.0 subordinate bus PCI Express
PCI: 00:04.0 [1002/5a18] enabled
sr5650_enable: dev=00130700, VID_DID=0xffffffff
enable_pcie_bar3
Bus-0, Dev-4,5,6,7, Fun-0. enable=0
sr5650_enable: dev=00130660, VID_DID=0xffffffff
enable_pcie_bar3
Bus-0, Dev-4,5,6,7, Fun-0. enable=0
sr5650_enable: dev=001305c0, VID_DID=0xffffffff
enable_pcie_bar3
Bus-0, Dev-4,5,6,7, Fun-0. enable=0
sr5650_enable: dev=00130520, VID_DID=0xffffffff
Bus-0, Dev-8, Fun-0. enable=0
disable_pcie_bar3
sr5650_enable: dev=00130480, VID_DID=0xffffffff
Bus-0, Dev-9, 10, Fun-0. enable=1
enable_pcie_bar3
sr5650_gpp_sb_init: nb_dev=0x00130ac0, dev=0x00130480, port=0x9
PcieLinkTraining port=5:lc current state=a0b0f10
addr=c0000000,bus=0,devfn=48
PcieTrainPort reg=0x10000
sr5650_gpp_sb_init: port=0x9 hw_port=0x5 result=1
Capability: type 0x01 @ 0x50
Capability: type 0x10 @ 0x58
Capability: type 0x05 @ 0xa0
Capability: type 0x0d @ 0xb0
Capability: type 0x08 @ 0xb8
Capability: type 0x01 @ 0x50
Capability: type 0x10 @ 0x58
Capability: type 0x05 @ 0xa0
Capability: type 0x0d @ 0xb0
Capability: type 0x08 @ 0xb8
Capability: type 0x01 @ 0x50
Capability: type 0x10 @ 0x58
Capability: type 0x05 @ 0xa0
Capability: type 0x0d @ 0xb0
Capability: type 0x08 @ 0xb8
Capability: type 0x01 @ 0x50
Capability: type 0x10 @ 0x58
PCI: 00:09.0 subordinate bus PCI Express
PCI: 00:09.0 [1002/5a1c] enabled
sr5650_enable: dev=001303e0, VID_DID=0xffffffff
Bus-0, Dev-9, 10, Fun-0. enable=1
enable_pcie_bar3
sr5650_gpp_sb_init: nb_dev=0x00130ac0, dev=0x001303e0, port=0xa
PcieLinkTraining port=6:lc current state=a0b0f10
addr=c0000000,bus=0,devfn=50
PcieTrainPort reg=0x10000
sr5650_gpp_sb_init: port=0xa hw_port=0x6 result=1
Capability: type 0x01 @ 0x50
Capability: type 0x10 @ 0x58
Capability: type 0x05 @ 0xa0
Capability: type 0x0d @ 0xb0
Capability: type 0x08 @ 0xb8
Capability: type 0x01 @ 0x50
Capability: type 0x10 @ 0x58
Capability: type 0x05 @ 0xa0
Capability: type 0x0d @ 0xb0
Capability: type 0x08 @ 0xb8
Capability: type 0x01 @ 0x50
Capability: type 0x10 @ 0x58
Capability: type 0x05 @ 0xa0
Capability: type 0x0d @ 0xb0
Capability: type 0x08 @ 0xb8
Capability: type 0x01 @ 0x50
Capability: type 0x10 @ 0x58
PCI: 00:0a.0 subordinate bus PCI Express
PCI: 00:0a.0 [1002/5a1d] enabled
sr5650_enable: dev=00130340, VID_DID=0xffffffff
Bus-0, Dev-11,12, Fun-0. enable=1
sr5650_gpp_sb_init: nb_dev=0x00130ac0, dev=0x00130340, port=0xb
PcieLinkTraining port=b:lc current state=2030400
sr5650_gpp_sb_init: port=0xb hw_port=0xb result=0
PciePowerOffGppPorts() port 11
Capability: type 0x01 @ 0x50
Capability: type 0x10 @ 0x58
Capability: type 0x05 @ 0xa0
Capability: type 0x0d @ 0xb0
Capability: type 0x08 @ 0xb8
Capability: type 0x01 @ 0x50
Capability: type 0x10 @ 0x58
Capability: type 0x05 @ 0xa0
Capability: type 0x0d @ 0xb0
Capability: type 0x08 @ 0xb8
Capability: type 0x01 @ 0x50
Capability: type 0x10 @ 0x58
Capability: type 0x05 @ 0xa0
Capability: type 0x0d @ 0xb0
Capability: type 0x08 @ 0xb8
Capability: type 0x01 @ 0x50
Capability: type 0x10 @ 0x58
PCI: 00:0b.0 subordinate bus PCI Express
PCI: 00:0b.0 [1002/5a1f] enabled
sr5650_enable: dev=001302a0, VID_DID=0xffffffff
Bus-0, Dev-11,12, Fun-0. enable=1
sr5650_gpp_sb_init: nb_dev=0x00130ac0, dev=0x001302a0, port=0xc
PcieLinkTraining port=c:lc current state=2030400
sr5650_gpp_sb_init: port=0xc hw_port=0xc result=0
PciePowerOffGppPorts() port 12
Capability: type 0x01 @ 0x50
Capability: type 0x10 @ 0x58
Capability: type 0x05 @ 0xa0
Capability: type 0x0d @ 0xb0
Capability: type 0x08 @ 0xb8
Capability: type 0x01 @ 0x50
Capability: type 0x10 @ 0x58
Capability: type 0x05 @ 0xa0
Capability: type 0x0d @ 0xb0
Capability: type 0x08 @ 0xb8
Capability: type 0x01 @ 0x50
Capability: type 0x10 @ 0x58
Capability: type 0x05 @ 0xa0
Capability: type 0x0d @ 0xb0
Capability: type 0x08 @ 0xb8
Capability: type 0x01 @ 0x50
Capability: type 0x10 @ 0x58
PCI: 00:0c.0 subordinate bus PCI Express
PCI: 00:0c.0 [1002/5a20] enabled
sr5650_enable: dev=00130200, VID_DID=0xffffffff
sr5650_gpp_sb_init: nb_dev=0x00130ac0, dev=0x00130200, port=0xd
PcieLinkTraining port=d:lc current state=2030400
sr5650_gpp_sb_init: port=0xd hw_port=0xd result=0
PciePowerOffGppPorts() port 13
Capability: type 0x01 @ 0x50
Capability: type 0x10 @ 0x58
Capability: type 0x05 @ 0xa0
Capability: type 0x0d @ 0xb0
Capability: type 0x08 @ 0xb8
Capability: type 0x01 @ 0x50
Capability: type 0x10 @ 0x58
Capability: type 0x05 @ 0xa0
Capability: type 0x0d @ 0xb0
Capability: type 0x08 @ 0xb8
Capability: type 0x01 @ 0x50
Capability: type 0x10 @ 0x58
Capability: type 0x05 @ 0xa0
Capability: type 0x0d @ 0xb0
Capability: type 0x08 @ 0xb8
Capability: type 0x01 @ 0x50
Capability: type 0x10 @ 0x58
PCI: 00:0d.0 subordinate bus PCI Express
PCI: 00:0d.0 [1002/5a1e] enabled
sb7xx_51xx_enable()
PCI: 00:11.0 [1002/4394] ops
PCI: 00:11.0 [1002/4394] enabled
sb7xx_51xx_enable()
PCI: 00:12.0 [1002/4397] ops
PCI: 00:12.0 [1002/4397] enabled
sb7xx_51xx_enable()
PCI: 00:12.1 [1002/4398] ops
PCI: 00:12.1 [1002/4398] enabled
sb7xx_51xx_enable()
PCI: 00:12.2 [1002/4396] ops
PCI: 00:12.2 [1002/4396] enabled
sb7xx_51xx_enable()
PCI: 00:13.0 [1002/4397] ops
PCI: 00:13.0 [1002/4397] enabled
sb7xx_51xx_enable()
PCI: 00:13.1 [1002/4398] ops
PCI: 00:13.1 [1002/4398] enabled
sb7xx_51xx_enable()
PCI: 00:13.2 [1002/4396] ops
PCI: 00:13.2 [1002/4396] enabled
sb7xx_51xx_enable()
PCI: 00:14.0 [1002/4385] bus ops
PCI: 00:14.0 [1002/4385] enabled
sb7xx_51xx_enable()
PCI: 00:14.1 [1002/439c] ops
PCI: 00:14.1 [1002/439c] enabled
sb7xx_51xx_enable()
PCI: 00:14.2 [1002/4383] ops
PCI: 00:14.2 [1002/4383] enabled
sb7xx_51xx_enable()
PCI: 00:14.3 [1002/439d] bus ops
PCI: 00:14.3 [1002/439d] enabled
sb7xx_51xx_enable()
PCI: 00:14.4 [1002/4384] bus ops
PCI: 00:14.4 [1002/4384] enabled
sb7xx_51xx_enable()
PCI: 00:14.5 [1002/4399] ops
PCI: 00:14.5 [1002/4399] enabled
POST: 0x25
PCI: 00:02.0 scanning...
do_pci_scan_bridge for PCI: 00:02.0
PCI: pci_scan_bus for bus 01
POST: 0x24
POST: 0x25
POST: 0x55
scan_bus: scanning of bus PCI: 00:02.0 took 8051 usecs
PCI: 00:04.0 scanning...
do_pci_scan_bridge for PCI: 00:04.0
PCI: pci_scan_bus for bus 02
POST: 0x24
POST: 0x25
POST: 0x55
scan_bus: scanning of bus PCI: 00:04.0 took 8026 usecs
PCI: 00:09.0 scanning...
do_pci_scan_bridge for PCI: 00:09.0
PCI: pci_scan_bus for bus 03
POST: 0x24
PCI: 03:00.0 [8086/10d3] enabled
POST: 0x25
POST: 0x55
Capability: type 0x01 @ 0xc8
Capability: type 0x05 @ 0xd0
Capability: type 0x10 @ 0xe0
Capability: type 0x01 @ 0x50
Capability: type 0x10 @ 0x58
Enabling Common Clock Configuration
PCIE CLK PM is not supported by endpointASPM: Enabled None
scan_bus: scanning of bus PCI: 00:09.0 took 25493 usecs
PCI: 00:0a.0 scanning...
do_pci_scan_bridge for PCI: 00:0a.0
PCI: pci_scan_bus for bus 04
POST: 0x24
PCI: 04:00.0 [8086/10d3] enabled
POST: 0x25
POST: 0x55
Capability: type 0x01 @ 0xc8
Capability: type 0x05 @ 0xd0
Capability: type 0x10 @ 0xe0
Capability: type 0x01 @ 0x50
Capability: type 0x10 @ 0x58
Enabling Common Clock Configuration
PCIE CLK PM is not supported by endpointASPM: Enabled None
scan_bus: scanning of bus PCI: 00:0a.0 took 25519 usecs
PCI: 00:0b.0 scanning...
do_pci_scan_bridge for PCI: 00:0b.0
PCI: pci_scan_bus for bus 05
POST: 0x24
POST: 0x25
POST: 0x55
scan_bus: scanning of bus PCI: 00:0b.0 took 8026 usecs
PCI: 00:0c.0 scanning...
do_pci_scan_bridge for PCI: 00:0c.0
PCI: pci_scan_bus for bus 06
POST: 0x24
POST: 0x25
POST: 0x55
scan_bus: scanning of bus PCI: 00:0c.0 took 8027 usecs
PCI: 00:0d.0 scanning...
do_pci_scan_bridge for PCI: 00:0d.0
PCI: pci_scan_bus for bus 07
POST: 0x24
POST: 0x25
POST: 0x55
scan_bus: scanning of bus PCI: 00:0d.0 took 8026 usecs
PCI: 00:14.0 scanning...
scan_smbus for PCI: 00:14.0
smbus: PCI: 00:14.0[0]->I2C: 01:50 enabled
smbus: PCI: 00:14.0[0]->I2C: 01:51 enabled
smbus: PCI: 00:14.0[0]->I2C: 01:52 enabled
smbus: PCI: 00:14.0[0]->I2C: 01:53 enabled
smbus: PCI: 00:14.0[0]->I2C: 01:54 enabled
smbus: PCI: 00:14.0[0]->I2C: 01:55 enabled
smbus: PCI: 00:14.0[0]->I2C: 01:56 enabled
smbus: PCI: 00:14.0[0]->I2C: 01:57 enabled
smbus: PCI: 00:14.0[0]->I2C: 01:2f enabled
scan_smbus for PCI: 00:14.0 done
scan_bus: scanning of bus PCI: 00:14.0 took 30089 usecs
PCI: 00:14.3 scanning...
scan_lpc_bus for PCI: 00:14.3
PNP: 002e.0 disabled
PNP: 002e.1 disabled
PNP: 002e.2 enabled
PNP: 002e.3 enabled
PNP: 002e.5 enabled
PNP: 002e.106 disabled
PNP: 002e.107 disabled
PNP: 002e.207 disabled
PNP: 002e.307 disabled
PNP: 002e.407 disabled
PNP: 002e.8 disabled
PNP: 002e.108 disabled
PNP: 002e.9 disabled
PNP: 002e.109 disabled
PNP: 002e.209 disabled
PNP: 002e.309 disabled
PNP: 002e.a enabled
PNP: 002e.b enabled
PNP: 002e.c disabled
PNP: 002e.d disabled
PNP: 002e.f disabled
PNP: 004e.0 enabled
scan_lpc_bus for PCI: 00:14.3 done
scan_bus: scanning of bus PCI: 00:14.3 took 36989 usecs
PCI: 00:14.4 scanning...
do_pci_scan_bridge for PCI: 00:14.4
PCI: pci_scan_bus for bus 08
POST: 0x24
sb7xx_51xx_enable()
PCI: 08:01.0 [1a03/2000] ops
PCI: 08:01.0 [1a03/2000] enabled
sb7xx_51xx_enable()
PCI: 08:02.0 [11c1/5811] enabled
sb7xx_51xx_enable()
PCI: Static device PCI: 08:03.0 not found, disabling it.
POST: 0x25
POST: 0x55
scan_bus: scanning of bus PCI: 00:14.4 took 21639 usecs
POST: 0x55
scan_bus: scanning of bus PCI: 00:18.0 took 1693727 usecs
PCI: 00:19.0 scanning...
scan_bus: scanning of bus PCI: 00:19.0 took 1611 usecs
POST: 0x55
DOMAIN: 0000 passpw: enabled
DOMAIN: 0000 passpw: enabled
scan_bus: scanning of bus DOMAIN: 0000 took 1795609 usecs
root_dev_scan_bus for Root Device done
scan_bus: scanning of bus Root Device took 1865458 usecs
done
BS: BS_DEV_ENUMERATE times (us): entry 0 run 2179854 exit 0
POST: 0x73
found VGA at PCI: 08:01.0
Setting up VGA for PCI: 08:01.0
Setting PCI_BRIDGE_CTL_VGA for bridge PCI: 00:14.4
Setting PCI_BRIDGE_CTL_VGA for bridge PCI: 00:18.0
Setting PCI_BRIDGE_CTL_VGA for bridge DOMAIN: 0000
Setting PCI_BRIDGE_CTL_VGA for bridge Root Device
Allocating resources...
Reading resources...
Root Device read_resources bus 0 link: 0
CPU_CLUSTER: 0 read_resources bus 0 link: 0
CPU_CLUSTER: 0 read_resources bus 0 link: 0 done
Adding PCIe enhanced config space BAR 0xc0000000-0xd0000000.
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
Reserving CC6 save segment base: 138000000 size: 08000000
DOMAIN: 0000 read_resources bus 0 link: 0
PCI: 00:18.0 read_resources bus 0 link: 2
PCI: 00:18.0 read_resources bus 0 link: 2 done
PCI: 00:18.0 read_resources bus 0 link: 3
PCI: 00:18.0 read_resources bus 0 link: 3 done
PCI: 00:18.0 read_resources bus 0 link: 0
PCI: 00:18.0 read_resources bus 0 link: 0 done
PCI: 00:18.0 read_resources bus 0 link: 1
sr5690_read_resource: PCI: 00:00.0
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
PCI: 00:02.0 read_resources bus 1 link: 0
PCI: 00:02.0 read_resources bus 1 link: 0 done
PCI: 00:04.0 read_resources bus 2 link: 0
PCI: 00:04.0 read_resources bus 2 link: 0 done
PCI: 00:09.0 read_resources bus 3 link: 0
PCI: 00:09.0 read_resources bus 3 link: 0 done
PCI: 00:0a.0 read_resources bus 4 link: 0
PCI: 00:0a.0 read_resources bus 4 link: 0 done
PCI: 00:0b.0 read_resources bus 5 link: 0
PCI: 00:0b.0 read_resources bus 5 link: 0 done
PCI: 00:0c.0 read_resources bus 6 link: 0
PCI: 00:0c.0 read_resources bus 6 link: 0 done
PCI: 00:0d.0 read_resources bus 7 link: 0
PCI: 00:0d.0 read_resources bus 7 link: 0 done
PCI: 00:14.0 read_resources bus 1 link: 0
I2C: 01:50 missing read_resources
I2C: 01:51 missing read_resources
I2C: 01:52 missing read_resources
I2C: 01:53 missing read_resources
I2C: 01:54 missing read_resources
I2C: 01:55 missing read_resources
I2C: 01:56 missing read_resources
I2C: 01:57 missing read_resources
PCI: 00:14.0 read_resources bus 1 link: 0 done
PCI: 00:14.3 read_resources bus 0 link: 0
PNP: 004e.0 missing read_resources
PCI: 00:14.3 read_resources bus 0 link: 0 done
PCI: 00:14.4 read_resources bus 8 link: 0
PCI: 00:14.4 read_resources bus 8 link: 0 done
PCI: 00:18.0 read_resources bus 0 link: 1 done
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
PCI: 00:18.4 read_resources bus 0 link: 0
PCI: 00:18.4 read_resources bus 0 link: 0 done
PCI: 00:18.4 read_resources bus 0 link: 1
PCI: 00:18.4 read_resources bus 0 link: 1 done
PCI: 00:18.4 read_resources bus 0 link: 2
PCI: 00:18.4 read_resources bus 0 link: 2 done
PCI: 00:18.4 read_resources bus 0 link: 3
PCI: 00:18.4 read_resources bus 0 link: 3 done
PCI: 00:19.0 read_resources bus 0 link: 3
PCI: 00:19.0 read_resources bus 0 link: 3 done
PCI: 00:19.0 read_resources bus 0 link: 2
PCI: 00:19.0 read_resources bus 0 link: 2 done
PCI: 00:19.0 read_resources bus 0 link: 0
PCI: 00:19.0 read_resources bus 0 link: 0 done
PCI: 00:19.0 read_resources bus 0 link: 1
PCI: 00:19.0 read_resources bus 0 link: 1 done
PCI: 00:19.4 read_resources bus 0 link: 0
PCI: 00:19.4 read_resources bus 0 link: 0 done
PCI: 00:19.4 read_resources bus 0 link: 1
PCI: 00:19.4 read_resources bus 0 link: 1 done
PCI: 00:19.4 read_resources bus 0 link: 2
PCI: 00:19.4 read_resources bus 0 link: 2 done
PCI: 00:19.4 read_resources bus 0 link: 3
PCI: 00:19.4 read_resources bus 0 link: 3 done
DOMAIN: 0000 read_resources bus 0 link: 0 done
Root Device read_resources bus 0 link: 0 done
Done reading resources.
Show resources in subtree (Root Device)...After reading.
 Root Device child on link 0 CPU_CLUSTER: 0
  CPU_CLUSTER: 0 child on link 0 APIC: 00
   APIC: 00
   APIC: 01
   APIC: 02
   APIC: 03
   APIC: 04
   APIC: 05
   APIC: 06
   APIC: 07
   APIC: 08
   APIC: 09
   APIC: 0a
   APIC: 0b
   APIC: 0c
   APIC: 0d
   APIC: 0e
   APIC: 0f
  DOMAIN: 0000 child on link 0 PCI: 00:18.0
  DOMAIN: 0000 resource base 0 size 0 align 0 gran 0 limit ffff flags 40040100 index 10000000
  DOMAIN: 0000 resource base 0 size 0 align 0 gran 0 limit ffffffff flags 40040200 index 10000100
  DOMAIN: 0000 resource base c0000000 size 10000000 align 0 gran 0 limit 0 flags f0000200 index c0010058
  DOMAIN: 0000 resource base 0 size c0000000 align 0 gran 0 limit 0 flags e0004200 index 7
  DOMAIN: 0000 resource base 138000000 size 8000000 align 0 gran 0 limit 0 flags f0004200 index 8
   PCI: 00:18.0
   PCI: 00:18.0 resource base 0 size 0 align 20 gran 20 limit ffffffffff flags 81200 index 110b0
   PCI: 00:18.0 resource base 0 size 0 align 20 gran 20 limit ffffffffff flags 80200 index 110b8
   PCI: 00:18.0 resource base 0 size 0 align 12 gran 12 limit ffff flags 80100 index 110d8
    PCI: 00:00.0
    PCI: 00:00.0 resource base 0 size 100 align 12 gran 8 limit ffffffff flags 1200 index fc
    PCI: 00:00.1
    PCI: 00:00.2
    PCI: 00:00.2 resource base 0 size 4000 align 14 gran 14 limit ffffffff flags 10000200 index 44
    PCI: 00:02.0
    PCI: 00:02.0 resource base 0 size 0 align 12 gran 12 limit ffffffff flags 80102 index 1c
    PCI: 00:02.0 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
    PCI: 00:02.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
    PCI: 00:03.0
    PCI: 00:04.0
    PCI: 00:04.0 resource base 0 size 0 align 12 gran 12 limit ffffffff flags 80102 index 1c
    PCI: 00:04.0 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
    PCI: 00:04.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
    PCI: 00:05.0
    PCI: 00:06.0
    PCI: 00:07.0
    PCI: 00:08.0
    PCI: 00:09.0 child on link 0 PCI: 03:00.0
    PCI: 00:09.0 resource base 0 size 0 align 12 gran 12 limit ffffffff flags 80102 index 1c
    PCI: 00:09.0 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
    PCI: 00:09.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
     PCI: 03:00.0
     PCI: 03:00.0 resource base 0 size 20000 align 17 gran 17 limit ffffffff flags 200 index 10
     PCI: 03:00.0 resource base 0 size 20 align 5 gran 5 limit ffff flags 100 index 18
     PCI: 03:00.0 resource base 0 size 4000 align 14 gran 14 limit ffffffff flags 200 index 1c
    PCI: 00:0a.0 child on link 0 PCI: 04:00.0
    PCI: 00:0a.0 resource base 0 size 0 align 12 gran 12 limit ffffffff flags 80102 index 1c
    PCI: 00:0a.0 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
    PCI: 00:0a.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
     PCI: 04:00.0
     PCI: 04:00.0 resource base 0 size 20000 align 17 gran 17 limit ffffffff flags 200 index 10
     PCI: 04:00.0 resource base 0 size 20 align 5 gran 5 limit ffff flags 100 index 18
     PCI: 04:00.0 resource base 0 size 4000 align 14 gran 14 limit ffffffff flags 200 index 1c
    PCI: 00:0b.0
    PCI: 00:0b.0 resource base 0 size 0 align 12 gran 12 limit ffffffff flags 80102 index 1c
    PCI: 00:0b.0 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
    PCI: 00:0b.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
    PCI: 00:0c.0
    PCI: 00:0c.0 resource base 0 size 0 align 12 gran 12 limit ffffffff flags 80102 index 1c
    PCI: 00:0c.0 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
    PCI: 00:0c.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
    PCI: 00:0d.0
    PCI: 00:0d.0 resource base 0 size 0 align 12 gran 12 limit ffffffff flags 80102 index 1c
    PCI: 00:0d.0 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
    PCI: 00:0d.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
    PCI: 00:11.0
    PCI: 00:11.0 resource base 0 size 8 align 3 gran 3 limit ffff flags 100 index 10
    PCI: 00:11.0 resource base 0 size 4 align 2 gran 2 limit ffff flags 100 index 14
    PCI: 00:11.0 resource base 0 size 8 align 3 gran 3 limit ffff flags 100 index 18
    PCI: 00:11.0 resource base 0 size 4 align 2 gran 2 limit ffff flags 100 index 1c
    PCI: 00:11.0 resource base 0 size 10 align 4 gran 4 limit ffff flags 100 index 20
    PCI: 00:11.0 resource base 0 size 400 align 12 gran 10 limit ffffffff flags 200 index 24
    PCI: 00:12.0
    PCI: 00:12.0 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10
    PCI: 00:12.1
    PCI: 00:12.1 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10
    PCI: 00:12.2
    PCI: 00:12.2 resource base 0 size 100 align 12 gran 8 limit ffffffff flags 200 index 10
    PCI: 00:13.0
    PCI: 00:13.0 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10
    PCI: 00:13.1
    PCI: 00:13.1 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10
    PCI: 00:13.2
    PCI: 00:13.2 resource base 0 size 100 align 12 gran 8 limit ffffffff flags 200 index 10
    PCI: 00:14.0 child on link 0 I2C: 01:50
    PCI: 00:14.0 resource base fec00000 size 1000 align 8 gran 8 limit ffffffff flags d0000200 index 74
    PCI: 00:14.0 resource base feb00000 size 1000 align 8 gran 8 limit ffffffff flags d0000200 index 9c
    PCI: 00:14.0 resource base fed00000 size 400 align 8 gran 8 limit ffffffff flags d0000200 index b4
    PCI: 00:14.0 resource base b00 size 10 align 8 gran 8 limit ffff flags d0000100 index 90
    PCI: 00:14.0 resource base b20 size 10 align 8 gran 8 limit ffff flags d0000100 index 58
     I2C: 01:50
     I2C: 01:51
     I2C: 01:52
     I2C: 01:53
     I2C: 01:54
     I2C: 01:55
     I2C: 01:56
     I2C: 01:57
     I2C: 01:2f
    PCI: 00:14.1
    PCI: 00:14.1 resource base 0 size 8 align 3 gran 3 limit ffff flags 100 index 10
    PCI: 00:14.1 resource base 0 size 4 align 2 gran 2 limit ffff flags 100 index 14
    PCI: 00:14.1 resource base 0 size 8 align 3 gran 3 limit ffff flags 100 index 18
    PCI: 00:14.1 resource base 0 size 4 align 2 gran 2 limit ffff flags 100 index 1c
    PCI: 00:14.1 resource base 0 size 10 align 4 gran 4 limit ffff flags 100 index 20
    PCI: 00:14.2
    PCI: 00:14.2 resource base 0 size 4000 align 14 gran 14 limit ffffffffffffffff flags 201 index 10
    PCI: 00:14.3 child on link 0 PNP: 002e.0
    PCI: 00:14.3 resource base 0 size 1 align 12 gran 0 limit ffffffff flags 200 index a0
    PCI: 00:14.3 resource base 0 size 1000 align 0 gran 0 limit 0 flags c0040100 index 10000000
    PCI: 00:14.3 resource base ff800000 size 800000 align 0 gran 0 limit 0 flags c0040200 index 10000100
    PCI: 00:14.3 resource base fec00000 size 1000 align 0 gran 0 limit 0 flags c0000200 index 3
     PNP: 002e.0
     PNP: 002e.0 resource base 0 size 8 align 3 gran 3 limit fff flags 100 index 60
     PNP: 002e.0 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
     PNP: 002e.0 resource base 0 size 1 align 0 gran 0 limit 0 flags 800 index 74
     PNP: 002e.1
     PNP: 002e.1 resource base 0 size 8 align 3 gran 3 limit fff flags 100 index 60
     PNP: 002e.1 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
     PNP: 002e.1 resource base 0 size 1 align 0 gran 0 limit 0 flags 800 index 74
     PNP: 002e.2
     PNP: 002e.2 resource base 3f8 size 8 align 3 gran 3 limit fff flags c0000100 index 60
     PNP: 002e.2 resource base 4 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
     PNP: 002e.3
     PNP: 002e.3 resource base 2f8 size 8 align 3 gran 3 limit fff flags c0000100 index 60
     PNP: 002e.3 resource base 3 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
     PNP: 002e.5
     PNP: 002e.5 resource base 60 size 1 align 0 gran 0 limit ffffffff flags c0000100 index 60
     PNP: 002e.5 resource base 64 size 1 align 0 gran 0 limit ffffffff flags c0000100 index 62
     PNP: 002e.5 resource base 1 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
     PNP: 002e.5 resource base c size 1 align 0 gran 0 limit 0 flags c0000400 index 72
     PNP: 002e.106
     PNP: 002e.106 resource base 0 size 8 align 3 gran 3 limit fff flags 100 index 62
     PNP: 002e.107
     PNP: 002e.207
     PNP: 002e.307
     PNP: 002e.407
     PNP: 002e.8
     PNP: 002e.108
     PNP: 002e.9
     PNP: 002e.109
     PNP: 002e.209
     PNP: 002e.309
     PNP: 002e.a
     PNP: 002e.b
     PNP: 002e.b resource base 290 size 2 align 1 gran 1 limit fff flags c0000100 index 60
     PNP: 002e.b resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
     PNP: 002e.c
     PNP: 002e.d
     PNP: 002e.f
     PNP: 004e.0
    PCI: 00:14.4 child on link 0 PCI: 08:01.0
    PCI: 00:14.4 resource base 0 size 0 align 12 gran 12 limit ffff flags 80102 index 1c
    PCI: 00:14.4 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 81202 index 24
    PCI: 00:14.4 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
     PCI: 08:01.0
     PCI: 08:01.0 resource base 0 size 800000 align 23 gran 23 limit ffffffff flags 200 index 10
     PCI: 08:01.0 resource base 0 size 20000 align 17 gran 17 limit ffffffff flags 200 index 14
     PCI: 08:01.0 resource base 0 size 80 align 7 gran 7 limit ffff flags 100 index 18
     PCI: 08:02.0
     PCI: 08:02.0 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10
     PCI: 08:03.0
    PCI: 00:14.5
    PCI: 00:14.5 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10
   PCI: 00:18.1
   PCI: 00:18.2
   PCI: 00:18.3
   PCI: 00:18.3 resource base 0 size 4000000 align 26 gran 26 limit ffffffff flags 200 index 94
   PCI: 00:18.4
   PCI: 00:18.5
   PCI: 00:19.0
   PCI: 00:19.1
   PCI: 00:19.2
   PCI: 00:19.3
   PCI: 00:19.4
   PCI: 00:19.5
   PCI: 00:1a.0
   PCI: 00:1a.1
   PCI: 00:1a.2
   PCI: 00:1a.3
   PCI: 00:1a.4
   PCI: 00:1a.5
   PCI: 00:1b.0
   PCI: 00:1b.1
   PCI: 00:1b.2
   PCI: 00:1b.3
   PCI: 00:1b.4
   PCI: 00:1b.5
DOMAIN: 0000 io: base: 0 size: 0 align: 0 gran: 0 limit: ffff
PCI: 00:18.0 io: base: 0 size: 0 align: 12 gran: 12 limit: ffff
PCI: 00:02.0 io: base: 0 size: 0 align: 12 gran: 12 limit: ffffffff
PCI: 00:02.0 io: base: 0 size: 0 align: 12 gran: 12 limit: ffffffff done
PCI: 00:04.0 io: base: 0 size: 0 align: 12 gran: 12 limit: ffffffff
PCI: 00:04.0 io: base: 0 size: 0 align: 12 gran: 12 limit: ffffffff done
PCI: 00:09.0 io: base: 0 size: 0 align: 12 gran: 12 limit: ffffffff
PCI: 03:00.0 18 *  [0x0 - 0x1f] io
PCI: 00:09.0 io: base: 20 size: 1000 align: 12 gran: 12 limit: ffff done
PCI: 00:0a.0 io: base: 0 size: 0 align: 12 gran: 12 limit: ffffffff
PCI: 04:00.0 18 *  [0x0 - 0x1f] io
PCI: 00:0a.0 io: base: 20 size: 1000 align: 12 gran: 12 limit: ffff done
PCI: 00:0b.0 io: base: 0 size: 0 align: 12 gran: 12 limit: ffffffff
PCI: 00:0b.0 io: base: 0 size: 0 align: 12 gran: 12 limit: ffffffff done
PCI: 00:0c.0 io: base: 0 size: 0 align: 12 gran: 12 limit: ffffffff
PCI: 00:0c.0 io: base: 0 size: 0 align: 12 gran: 12 limit: ffffffff done
PCI: 00:0d.0 io: base: 0 size: 0 align: 12 gran: 12 limit: ffffffff
PCI: 00:0d.0 io: base: 0 size: 0 align: 12 gran: 12 limit: ffffffff done
PCI: 00:14.4 io: base: 0 size: 0 align: 12 gran: 12 limit: ffff
PCI: 08:01.0 18 *  [0x0 - 0x7f] io
PCI: 00:14.4 io: base: 80 size: 1000 align: 12 gran: 12 limit: ffff done
PCI: 00:09.0 1c *  [0x0 - 0xfff] io
PCI: 00:0a.0 1c *  [0x1000 - 0x1fff] io
PCI: 00:14.4 1c *  [0x2000 - 0x2fff] io
PCI: 00:11.0 20 *  [0x3000 - 0x300f] io
PCI: 00:14.1 20 *  [0x3010 - 0x301f] io
PCI: 00:11.0 10 *  [0x3020 - 0x3027] io
PCI: 00:11.0 18 *  [0x3028 - 0x302f] io
PCI: 00:14.1 10 *  [0x3030 - 0x3037] io
PCI: 00:14.1 18 *  [0x3038 - 0x303f] io
PCI: 00:11.0 14 *  [0x3040 - 0x3043] io
PCI: 00:11.0 1c *  [0x3044 - 0x3047] io
PCI: 00:14.1 14 *  [0x3048 - 0x304b] io
PCI: 00:14.1 1c *  [0x304c - 0x304f] io
PCI: 00:18.0 io: base: 3050 size: 4000 align: 12 gran: 12 limit: ffff done
PCI: 00:18.0 110d8 *  [0x0 - 0x3fff] io
DOMAIN: 0000 io: base: 4000 size: 4000 align: 12 gran: 0 limit: ffff done
DOMAIN: 0000 mem: base: 0 size: 0 align: 0 gran: 0 limit: ffffffff
PCI: 00:18.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffff
PCI: 00:02.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff
PCI: 00:02.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff done
PCI: 00:04.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff
PCI: 00:04.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff done
PCI: 00:09.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff
PCI: 00:09.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff done
PCI: 00:0a.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff
PCI: 00:0a.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff done
PCI: 00:0b.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff
PCI: 00:0b.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff done
PCI: 00:0c.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff
PCI: 00:0c.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff done
PCI: 00:0d.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff
PCI: 00:0d.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff done
PCI: 00:14.4 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
PCI: 00:14.4 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff done
PCI: 00:00.0 fc *  [0x0 - 0xff] prefmem
PCI: 00:18.0 prefmem: base: 100 size: 100000 align: 20 gran: 20 limit: ffffffff done
PCI: 00:18.0 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffff
PCI: 00:02.0 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
PCI: 00:02.0 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff done
PCI: 00:04.0 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
PCI: 00:04.0 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff done
PCI: 00:09.0 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
PCI: 03:00.0 10 *  [0x0 - 0x1ffff] mem
PCI: 03:00.0 1c *  [0x20000 - 0x23fff] mem
PCI: 00:09.0 mem: base: 24000 size: 100000 align: 20 gran: 20 limit: ffffffff done
PCI: 00:0a.0 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
PCI: 04:00.0 10 *  [0x0 - 0x1ffff] mem
PCI: 04:00.0 1c *  [0x20000 - 0x23fff] mem
PCI: 00:0a.0 mem: base: 24000 size: 100000 align: 20 gran: 20 limit: ffffffff done
PCI: 00:0b.0 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
PCI: 00:0b.0 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff done
PCI: 00:0c.0 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
PCI: 00:0c.0 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff done
PCI: 00:0d.0 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
PCI: 00:0d.0 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff done
PCI: 00:14.4 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
PCI: 08:01.0 10 *  [0x0 - 0x7fffff] mem
PCI: 08:01.0 14 *  [0x800000 - 0x81ffff] mem
PCI: 08:02.0 10 *  [0x820000 - 0x820fff] mem
PCI: 00:14.4 mem: base: 821000 size: 900000 align: 23 gran: 20 limit: ffffffff done
PCI: 00:14.4 20 *  [0x0 - 0x8fffff] mem
PCI: 00:09.0 20 *  [0x900000 - 0x9fffff] mem
PCI: 00:0a.0 20 *  [0xa00000 - 0xafffff] mem
PCI: 00:00.2 44 *  [0xb00000 - 0xb03fff] mem
PCI: 00:14.2 10 *  [0xb04000 - 0xb07fff] mem
PCI: 00:12.0 10 *  [0xb08000 - 0xb08fff] mem
PCI: 00:12.1 10 *  [0xb09000 - 0xb09fff] mem
PCI: 00:13.0 10 *  [0xb0a000 - 0xb0afff] mem
PCI: 00:13.1 10 *  [0xb0b000 - 0xb0bfff] mem
PCI: 00:14.5 10 *  [0xb0c000 - 0xb0cfff] mem
PCI: 00:11.0 24 *  [0xb0d000 - 0xb0d3ff] mem
PCI: 00:12.2 10 *  [0xb0e000 - 0xb0e0ff] mem
PCI: 00:13.2 10 *  [0xb0f000 - 0xb0f0ff] mem
PCI: 00:14.3 a0 *  [0xb10000 - 0xb10000] mem
PCI: 00:18.0 mem: base: b10001 size: c00000 align: 23 gran: 20 limit: ffffffff done
PCI: 00:18.3 94 *  [0x0 - 0x3ffffff] mem
PCI: 00:18.0 110b8 *  [0x4000000 - 0x4bfffff] mem
PCI: 00:18.0 110b0 *  [0x4c00000 - 0x4cfffff] prefmem
DOMAIN: 0000 mem: base: 4d00000 size: 4d00000 align: 26 gran: 0 limit: ffffffff done
avoid_fixed_resources: DOMAIN: 0000
avoid_fixed_resources:@DOMAIN: 0000 10000000 limit 0000ffff
avoid_fixed_resources:@DOMAIN: 0000 10000100 limit ffffffff
constrain_resources: DOMAIN: 0000 c0010058 base c0000000 limit cfffffff mem (fixed)
constrain_resources: DOMAIN: 0000 07 base 00000000 limit bfffffff mem (fixed)
constrain_resources: DOMAIN: 0000 08 base 138000000 limit 13fffffff mem (fixed)
constrain_resources: PCI: 00:14.0 74 base fec00000 limit fec00fff mem (fixed)
constrain_resources: PCI: 00:14.0 9c base feb00000 limit feb00fff mem (fixed)
constrain_resources: PCI: 00:14.0 90 base 00000b00 limit 00000b0f io (fixed)
constrain_resources: PCI: 00:14.0 58 base 00000b20 limit 00000b2f io (fixed)
constrain_resources: PCI: 00:14.3 10000000 base 00000000 limit 00000fff io (fixed)
avoid_fixed_resources:@DOMAIN: 0000 10000000 base 00001000 limit 0000ffff
avoid_fixed_resources:@DOMAIN: 0000 10000100 base f8000000 limit feafffff
Setting resources...
DOMAIN: 0000 io: base:1000 size:4000 align:12 gran:0 limit:ffff
PCI: 00:18.0 110d8 *  [0x1000 - 0x4fff] io
DOMAIN: 0000 io: next_base: 5000 size: 4000 align: 12 gran: 0 done
PCI: 00:18.0 io: base:1000 size:4000 align:12 gran:12 limit:4fff
PCI: 00:09.0 1c *  [0x1000 - 0x1fff] io
PCI: 00:0a.0 1c *  [0x2000 - 0x2fff] io
PCI: 00:14.4 1c *  [0x3000 - 0x3fff] io
PCI: 00:11.0 20 *  [0x4000 - 0x400f] io
PCI: 00:14.1 20 *  [0x4010 - 0x401f] io
PCI: 00:11.0 10 *  [0x4020 - 0x4027] io
PCI: 00:11.0 18 *  [0x4028 - 0x402f] io
PCI: 00:14.1 10 *  [0x4030 - 0x4037] io
PCI: 00:14.1 18 *  [0x4038 - 0x403f] io
PCI: 00:11.0 14 *  [0x4040 - 0x4043] io
PCI: 00:11.0 1c *  [0x4044 - 0x4047] io
PCI: 00:14.1 14 *  [0x4048 - 0x404b] io
PCI: 00:14.1 1c *  [0x404c - 0x404f] io
PCI: 00:18.0 io: next_base: 4050 size: 4000 align: 12 gran: 12 done
PCI: 00:02.0 io: base:4fff size:0 align:12 gran:12 limit:4fff
PCI: 00:02.0 io: next_base: 4fff size: 0 align: 12 gran: 12 done
PCI: 00:04.0 io: base:4fff size:0 align:12 gran:12 limit:4fff
PCI: 00:04.0 io: next_base: 4fff size: 0 align: 12 gran: 12 done
PCI: 00:09.0 io: base:1000 size:1000 align:12 gran:12 limit:1fff
PCI: 03:00.0 18 *  [0x1000 - 0x101f] io
PCI: 00:09.0 io: next_base: 1020 size: 1000 align: 12 gran: 12 done
PCI: 00:0a.0 io: base:2000 size:1000 align:12 gran:12 limit:2fff
PCI: 04:00.0 18 *  [0x2000 - 0x201f] io
PCI: 00:0a.0 io: next_base: 2020 size: 1000 align: 12 gran: 12 done
PCI: 00:0b.0 io: base:4fff size:0 align:12 gran:12 limit:4fff
PCI: 00:0b.0 io: next_base: 4fff size: 0 align: 12 gran: 12 done
PCI: 00:0c.0 io: base:4fff size:0 align:12 gran:12 limit:4fff
PCI: 00:0c.0 io: next_base: 4fff size: 0 align: 12 gran: 12 done
PCI: 00:0d.0 io: base:4fff size:0 align:12 gran:12 limit:4fff
PCI: 00:0d.0 io: next_base: 4fff size: 0 align: 12 gran: 12 done
PCI: 00:14.4 io: base:3000 size:1000 align:12 gran:12 limit:3fff
PCI: 08:01.0 18 *  [0x3000 - 0x307f] io
PCI: 00:14.4 io: next_base: 3080 size: 1000 align: 12 gran: 12 done
DOMAIN: 0000 mem: base:f8000000 size:4d00000 align:26 gran:0 limit:feafffff
PCI: 00:18.3 94 *  [0xf8000000 - 0xfbffffff] mem
PCI: 00:18.0 110b8 *  [0xfc000000 - 0xfcbfffff] mem
PCI: 00:18.0 110b0 *  [0xfcc00000 - 0xfccfffff] prefmem
DOMAIN: 0000 mem: next_base: fcd00000 size: 4d00000 align: 26 gran: 0 done
PCI: 00:18.0 prefmem: base:fcc00000 size:100000 align:20 gran:20 limit:fccfffff
PCI: 00:00.0 fc *  [0xfcc00000 - 0xfcc000ff] prefmem
PCI: 00:18.0 prefmem: next_base: fcc00100 size: 100000 align: 20 gran: 20 done
PCI: 00:02.0 prefmem: base:fccfffff size:0 align:20 gran:20 limit:fccfffff
PCI: 00:02.0 prefmem: next_base: fccfffff size: 0 align: 20 gran: 20 done
PCI: 00:04.0 prefmem: base:fccfffff size:0 align:20 gran:20 limit:fccfffff
PCI: 00:04.0 prefmem: next_base: fccfffff size: 0 align: 20 gran: 20 done
PCI: 00:09.0 prefmem: base:fccfffff size:0 align:20 gran:20 limit:fccfffff
PCI: 00:09.0 prefmem: next_base: fccfffff size: 0 align: 20 gran: 20 done
PCI: 00:0a.0 prefmem: base:fccfffff size:0 align:20 gran:20 limit:fccfffff
PCI: 00:0a.0 prefmem: next_base: fccfffff size: 0 align: 20 gran: 20 done
PCI: 00:0b.0 prefmem: base:fccfffff size:0 align:20 gran:20 limit:fccfffff
PCI: 00:0b.0 prefmem: next_base: fccfffff size: 0 align: 20 gran: 20 done
PCI: 00:0c.0 prefmem: base:fccfffff size:0 align:20 gran:20 limit:fccfffff
PCI: 00:0c.0 prefmem: next_base: fccfffff size: 0 align: 20 gran: 20 done
PCI: 00:0d.0 prefmem: base:fccfffff size:0 align:20 gran:20 limit:fccfffff
PCI: 00:0d.0 prefmem: next_base: fccfffff size: 0 align: 20 gran: 20 done
PCI: 00:14.4 prefmem: base:fccfffff size:0 align:20 gran:20 limit:fccfffff
PCI: 00:14.4 prefmem: next_base: fccfffff size: 0 align: 20 gran: 20 done
PCI: 00:18.0 mem: base:fc000000 size:c00000 align:23 gran:20 limit:fcbfffff
PCI: 00:14.4 20 *  [0xfc000000 - 0xfc8fffff] mem
PCI: 00:09.0 20 *  [0xfc900000 - 0xfc9fffff] mem
PCI: 00:0a.0 20 *  [0xfca00000 - 0xfcafffff] mem
PCI: 00:00.2 44 *  [0xfcb00000 - 0xfcb03fff] mem
PCI: 00:14.2 10 *  [0xfcb04000 - 0xfcb07fff] mem
PCI: 00:12.0 10 *  [0xfcb08000 - 0xfcb08fff] mem
PCI: 00:12.1 10 *  [0xfcb09000 - 0xfcb09fff] mem
PCI: 00:13.0 10 *  [0xfcb0a000 - 0xfcb0afff] mem
PCI: 00:13.1 10 *  [0xfcb0b000 - 0xfcb0bfff] mem
PCI: 00:14.5 10 *  [0xfcb0c000 - 0xfcb0cfff] mem
PCI: 00:11.0 24 *  [0xfcb0d000 - 0xfcb0d3ff] mem
PCI: 00:12.2 10 *  [0xfcb0e000 - 0xfcb0e0ff] mem
PCI: 00:13.2 10 *  [0xfcb0f000 - 0xfcb0f0ff] mem
PCI: 00:14.3 a0 *  [0xfcb10000 - 0xfcb10000] mem
PCI: 00:18.0 mem: next_base: fcb10001 size: c00000 align: 23 gran: 20 done
PCI: 00:02.0 mem: base:fcbfffff size:0 align:20 gran:20 limit:fcbfffff
PCI: 00:02.0 mem: next_base: fcbfffff size: 0 align: 20 gran: 20 done
PCI: 00:04.0 mem: base:fcbfffff size:0 align:20 gran:20 limit:fcbfffff
PCI: 00:04.0 mem: next_base: fcbfffff size: 0 align: 20 gran: 20 done
PCI: 00:09.0 mem: base:fc900000 size:100000 align:20 gran:20 limit:fc9fffff
PCI: 03:00.0 10 *  [0xfc900000 - 0xfc91ffff] mem
PCI: 03:00.0 1c *  [0xfc920000 - 0xfc923fff] mem
PCI: 00:09.0 mem: next_base: fc924000 size: 100000 align: 20 gran: 20 done
PCI: 00:0a.0 mem: base:fca00000 size:100000 align:20 gran:20 limit:fcafffff
PCI: 04:00.0 10 *  [0xfca00000 - 0xfca1ffff] mem
PCI: 04:00.0 1c *  [0xfca20000 - 0xfca23fff] mem
PCI: 00:0a.0 mem: next_base: fca24000 size: 100000 align: 20 gran: 20 done
PCI: 00:0b.0 mem: base:fcbfffff size:0 align:20 gran:20 limit:fcbfffff
PCI: 00:0b.0 mem: next_base: fcbfffff size: 0 align: 20 gran: 20 done
PCI: 00:0c.0 mem: base:fcbfffff size:0 align:20 gran:20 limit:fcbfffff
PCI: 00:0c.0 mem: next_base: fcbfffff size: 0 align: 20 gran: 20 done
PCI: 00:0d.0 mem: base:fcbfffff size:0 align:20 gran:20 limit:fcbfffff
PCI: 00:0d.0 mem: next_base: fcbfffff size: 0 align: 20 gran: 20 done
PCI: 00:14.4 mem: base:fc000000 size:900000 align:23 gran:20 limit:fc8fffff
PCI: 08:01.0 10 *  [0xfc000000 - 0xfc7fffff] mem
PCI: 08:01.0 14 *  [0xfc800000 - 0xfc81ffff] mem
PCI: 08:02.0 10 *  [0xfc820000 - 0xfc820fff] mem
PCI: 00:14.4 mem: next_base: fc821000 size: 900000 align: 23 gran: 20 done
Root Device assign_resources, bus 0 link: 0
0: mmio_basek=00300000, basek=00400000, limitk=00500000
DOMAIN: 0000 assign_resources, bus 0 link: 0
VGA: PCI: 00:18.0 (aka node 0) link 1 has VGA device
PCI: 00:18.0 111b8 <- [0x00000a0000 - 0x00000bffff] size 0x00020000 gran 0x00 mem <node 0 link 1>
PCI: 00:18.0 110b0 <- [0x00fcc00000 - 0x00fccfffff] size 0x00100000 gran 0x14 prefmem <node 0 link 1>
PCI: 00:18.0 110b8 <- [0x00fc000000 - 0x00fcbfffff] size 0x00c00000 gran 0x14 mem <node 0 link 1>
PCI: 00:18.0 110d8 <- [0x0000001000 - 0x0000004fff] size 0x00004000 gran 0x0c io <node 0 link 1>
PCI: 00:18.0 assign_resources, bus 0 link: 1
PCI: 00:00.0 sr5690_set_resources
sr5690_set_resources: PCI: 00:00.0[0x1c] base = c0000000 limit = cfffffff
PCI: 00:00.0 c0010058 <- [0x00c0000000 - 0x00cfffffff] size 0x10000000 gran 0x00 mem <mmconfig>
sr5690_set_resources: PCI: 00:18.1 <- index a8 base c00003 limit cfff90
PCI: 00:00.0 fc <- [0x00fcc00000 - 0x00fcc000ff] size 0x00000100 gran 0x08 prefmem
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
PCI: 00:00.2 44 <- [0x00fcb00000 - 0x00fcb03fff] size 0x00004000 gran 0x0e mem
PCI: 00:02.0 1c <- [0x0000004fff - 0x0000004ffe] size 0x00000000 gran 0x0c bus 01 io
PCI: 00:02.0 24 <- [0x00fccfffff - 0x00fccffffe] size 0x00000000 gran 0x14 bus 01 prefmem
PCI: 00:02.0 20 <- [0x00fcbfffff - 0x00fcbffffe] size 0x00000000 gran 0x14 bus 01 mem
PCI: 00:04.0 1c <- [0x0000004fff - 0x0000004ffe] size 0x00000000 gran 0x0c bus 02 io
PCI: 00:04.0 24 <- [0x00fccfffff - 0x00fccffffe] size 0x00000000 gran 0x14 bus 02 prefmem
PCI: 00:04.0 20 <- [0x00fcbfffff - 0x00fcbffffe] size 0x00000000 gran 0x14 bus 02 mem
PCI: 00:09.0 1c <- [0x0000001000 - 0x0000001fff] size 0x00001000 gran 0x0c bus 03 io
PCI: 00:09.0 24 <- [0x00fccfffff - 0x00fccffffe] size 0x00000000 gran 0x14 bus 03 prefmem
PCI: 00:09.0 20 <- [0x00fc900000 - 0x00fc9fffff] size 0x00100000 gran 0x14 bus 03 mem
PCI: 00:09.0 assign_resources, bus 3 link: 0
PCI: 03:00.0 10 <- [0x00fc900000 - 0x00fc91ffff] size 0x00020000 gran 0x11 mem
PCI: 03:00.0 18 <- [0x0000001000 - 0x000000101f] size 0x00000020 gran 0x05 io
PCI: 03:00.0 1c <- [0x00fc920000 - 0x00fc923fff] size 0x00004000 gran 0x0e mem
PCI: 00:09.0 assign_resources, bus 3 link: 0
PCI: 00:0a.0 1c <- [0x0000002000 - 0x0000002fff] size 0x00001000 gran 0x0c bus 04 io
PCI: 00:0a.0 24 <- [0x00fccfffff - 0x00fccffffe] size 0x00000000 gran 0x14 bus 04 prefmem
PCI: 00:0a.0 20 <- [0x00fca00000 - 0x00fcafffff] size 0x00100000 gran 0x14 bus 04 mem
PCI: 00:0a.0 assign_resources, bus 4 link: 0
PCI: 04:00.0 10 <- [0x00fca00000 - 0x00fca1ffff] size 0x00020000 gran 0x11 mem
PCI: 04:00.0 18 <- [0x0000002000 - 0x000000201f] size 0x00000020 gran 0x05 io
PCI: 04:00.0 1c <- [0x00fca20000 - 0x00fca23fff] size 0x00004000 gran 0x0e mem
PCI: 00:0a.0 assign_resources, bus 4 link: 0
PCI: 00:0b.0 1c <- [0x0000004fff - 0x0000004ffe] size 0x00000000 gran 0x0c bus 05 io
PCI: 00:0b.0 24 <- [0x00fccfffff - 0x00fccffffe] size 0x00000000 gran 0x14 bus 05 prefmem
PCI: 00:0b.0 20 <- [0x00fcbfffff - 0x00fcbffffe] size 0x00000000 gran 0x14 bus 05 mem
PCI: 00:0c.0 1c <- [0x0000004fff - 0x0000004ffe] size 0x00000000 gran 0x0c bus 06 io
PCI: 00:0c.0 24 <- [0x00fccfffff - 0x00fccffffe] size 0x00000000 gran 0x14 bus 06 prefmem
PCI: 00:0c.0 20 <- [0x00fcbfffff - 0x00fcbffffe] size 0x00000000 gran 0x14 bus 06 mem
PCI: 00:0d.0 1c <- [0x0000004fff - 0x0000004ffe] size 0x00000000 gran 0x0c bus 07 io
PCI: 00:0d.0 24 <- [0x00fccfffff - 0x00fccffffe] size 0x00000000 gran 0x14 bus 07 prefmem
PCI: 00:0d.0 20 <- [0x00fcbfffff - 0x00fcbffffe] size 0x00000000 gran 0x14 bus 07 mem
PCI: 00:11.0 10 <- [0x0000004020 - 0x0000004027] size 0x00000008 gran 0x03 io
PCI: 00:11.0 14 <- [0x0000004040 - 0x0000004043] size 0x00000004 gran 0x02 io
PCI: 00:11.0 18 <- [0x0000004028 - 0x000000402f] size 0x00000008 gran 0x03 io
PCI: 00:11.0 1c <- [0x0000004044 - 0x0000004047] size 0x00000004 gran 0x02 io
PCI: 00:11.0 20 <- [0x0000004000 - 0x000000400f] size 0x00000010 gran 0x04 io
PCI: 00:11.0 24 <- [0x00fcb0d000 - 0x00fcb0d3ff] size 0x00000400 gran 0x0a mem
PCI: 00:12.0 10 <- [0x00fcb08000 - 0x00fcb08fff] size 0x00001000 gran 0x0c mem
PCI: 00:12.1 10 <- [0x00fcb09000 - 0x00fcb09fff] size 0x00001000 gran 0x0c mem
PCI: 00:12.2 10 <- [0x00fcb0e000 - 0x00fcb0e0ff] size 0x00000100 gran 0x08 mem
PCI: 00:13.0 10 <- [0x00fcb0a000 - 0x00fcb0afff] size 0x00001000 gran 0x0c mem
PCI: 00:13.1 10 <- [0x00fcb0b000 - 0x00fcb0bfff] size 0x00001000 gran 0x0c mem
PCI: 00:13.2 10 <- [0x00fcb0f000 - 0x00fcb0f0ff] size 0x00000100 gran 0x08 mem
PCI: 00:14.0 assign_resources, bus 1 link: 0
PCI: 00:14.0 assign_resources, bus 1 link: 0
PCI: 00:14.1 10 <- [0x0000004030 - 0x0000004037] size 0x00000008 gran 0x03 io
PCI: 00:14.1 14 <- [0x0000004048 - 0x000000404b] size 0x00000004 gran 0x02 io
PCI: 00:14.1 18 <- [0x0000004038 - 0x000000403f] size 0x00000008 gran 0x03 io
PCI: 00:14.1 1c <- [0x000000404c - 0x000000404f] size 0x00000004 gran 0x02 io
PCI: 00:14.1 20 <- [0x0000004010 - 0x000000401f] size 0x00000010 gran 0x04 io
PCI: 00:14.2 10 <- [0x00fcb04000 - 0x00fcb07fff] size 0x00004000 gran 0x0e mem64
PCI: 00:14.3 a0 <- [0x00fcb10000 - 0x00fcb10000] size 0x00000001 gran 0x00 mem
PCI: 00:14.3 assign_resources, bus 0 link: 0
PNP: 002e.2 60 <- [0x00000003f8 - 0x00000003ff] size 0x00000008 gran 0x03 io
PNP: 002e.2 70 <- [0x0000000004 - 0x0000000004] size 0x00000001 gran 0x00 irq
PNP: 002e.3 60 <- [0x00000002f8 - 0x00000002ff] size 0x00000008 gran 0x03 io
PNP: 002e.3 70 <- [0x0000000003 - 0x0000000003] size 0x00000001 gran 0x00 irq
PNP: 002e.5 60 <- [0x0000000060 - 0x0000000060] size 0x00000001 gran 0x00 io
PNP: 002e.5 62 <- [0x0000000064 - 0x0000000064] size 0x00000001 gran 0x00 io
PNP: 002e.5 70 <- [0x0000000001 - 0x0000000001] size 0x00000001 gran 0x00 irq
PNP: 002e.5 72 <- [0x000000000c - 0x000000000c] size 0x00000001 gran 0x00 irq
PNP: 002e.b 60 <- [0x0000000290 - 0x0000000291] size 0x00000002 gran 0x01 io
ERROR: PNP: 002e.b 70 irq size: 0x0000000001 not assigned
PCI: 00:14.3 assign_resources, bus 0 link: 0
PCI: 00:14.4 1c <- [0x0000003000 - 0x0000003fff] size 0x00001000 gran 0x0c bus 08 io
PCI: 00:14.4 24 <- [0x00fccfffff - 0x00fccffffe] size 0x00000000 gran 0x14 bus 08 prefmem
PCI: 00:14.4 20 <- [0x00fc000000 - 0x00fc8fffff] size 0x00900000 gran 0x14 bus 08 mem
PCI: 00:14.4 assign_resources, bus 8 link: 0
PCI: 08:01.0 10 <- [0x00fc000000 - 0x00fc7fffff] size 0x00800000 gran 0x17 mem
PCI: 08:01.0 14 <- [0x00fc800000 - 0x00fc81ffff] size 0x00020000 gran 0x11 mem
PCI: 08:01.0 18 <- [0x0000003000 - 0x000000307f] size 0x00000080 gran 0x07 io
PCI: 08:02.0 10 <- [0x00fc820000 - 0x00fc820fff] size 0x00001000 gran 0x0c mem
PCI: 00:14.4 assign_resources, bus 8 link: 0
PCI: 00:14.5 10 <- [0x00fcb0c000 - 0x00fcb0cfff] size 0x00001000 gran 0x0c mem
PCI: 00:18.0 assign_resources, bus 0 link: 1
PCI: 00:18.3 94 <- [0x00f8000000 - 0x00fbffffff] size 0x04000000 gran 0x1a mem <gart>
PCI: 00:19.3 94 <- [0x00f8000000 - 0x00fbffffff] size 0x04000000 gran 0x1a mem <gart>
DOMAIN: 0000 assign_resources, bus 0 link: 0
Root Device assign_resources, bus 0 link: 0
Done setting resources.
Show resources in subtree (Root Device)...After assigning values.
 Root Device child on link 0 CPU_CLUSTER: 0
  CPU_CLUSTER: 0 child on link 0 APIC: 00
   APIC: 00
   APIC: 01
   APIC: 02
   APIC: 03
   APIC: 04
   APIC: 05
   APIC: 06
   APIC: 07
   APIC: 08
   APIC: 09
   APIC: 0a
   APIC: 0b
   APIC: 0c
   APIC: 0d
   APIC: 0e
   APIC: 0f
  DOMAIN: 0000 child on link 0 PCI: 00:18.0
  DOMAIN: 0000 resource base 1000 size 4000 align 12 gran 0 limit ffff flags 40040100 index 10000000
  DOMAIN: 0000 resource base f8000000 size 4d00000 align 26 gran 0 limit feafffff flags 40040200 index 10000100
  DOMAIN: 0000 resource base c0000000 size 10000000 align 0 gran 0 limit 0 flags f0000200 index c0010058
  DOMAIN: 0000 resource base 0 size c0000000 align 0 gran 0 limit 0 flags e0004200 index 7
  DOMAIN: 0000 resource base 138000000 size 8000000 align 0 gran 0 limit 0 flags f0004200 index 8
  DOMAIN: 0000 resource base 0 size a0000 align 0 gran 0 limit 0 flags e0004200 index 10
  DOMAIN: 0000 resource base c0000 size bff40000 align 0 gran 0 limit 0 flags e0004200 index 20
  DOMAIN: 0000 resource base 100000000 size 40000000 align 0 gran 0 limit 0 flags e0004200 index 30
   PCI: 00:18.0
   PCI: 00:18.0 resource base fcc00000 size 100000 align 20 gran 20 limit fccfffff flags 60081200 index 110b0
   PCI: 00:18.0 resource base fc000000 size c00000 align 23 gran 20 limit fcbfffff flags 60080200 index 110b8
   PCI: 00:18.0 resource base 1000 size 4000 align 12 gran 12 limit 4fff flags 60080100 index 110d8
   PCI: 00:18.0 resource base a0000 size 20000 align 0 gran 0 limit 0 flags e0000200 index 111b8
    PCI: 00:00.0
    PCI: 00:00.0 resource base fcc00000 size 100 align 12 gran 8 limit fcc000ff flags 60001200 index fc
    PCI: 00:00.1
    PCI: 00:00.2
    PCI: 00:00.2 resource base fcb00000 size 4000 align 14 gran 14 limit fcb03fff flags 70000200 index 44
    PCI: 00:02.0
    PCI: 00:02.0 resource base 4fff size 0 align 12 gran 12 limit 4fff flags 60080102 index 1c
    PCI: 00:02.0 resource base fccfffff size 0 align 20 gran 20 limit fccfffff flags 60081202 index 24
    PCI: 00:02.0 resource base fcbfffff size 0 align 20 gran 20 limit fcbfffff flags 60080202 index 20
    PCI: 00:03.0
    PCI: 00:04.0
    PCI: 00:04.0 resource base 4fff size 0 align 12 gran 12 limit 4fff flags 60080102 index 1c
    PCI: 00:04.0 resource base fccfffff size 0 align 20 gran 20 limit fccfffff flags 60081202 index 24
    PCI: 00:04.0 resource base fcbfffff size 0 align 20 gran 20 limit fcbfffff flags 60080202 index 20
    PCI: 00:05.0
    PCI: 00:06.0
    PCI: 00:07.0
    PCI: 00:08.0
    PCI: 00:09.0 child on link 0 PCI: 03:00.0
    PCI: 00:09.0 resource base 1000 size 1000 align 12 gran 12 limit 1fff flags 60080102 index 1c
    PCI: 00:09.0 resource base fccfffff size 0 align 20 gran 20 limit fccfffff flags 60081202 index 24
    PCI: 00:09.0 resource base fc900000 size 100000 align 20 gran 20 limit fc9fffff flags 60080202 index 20
     PCI: 03:00.0
     PCI: 03:00.0 resource base fc900000 size 20000 align 17 gran 17 limit fc91ffff flags 60000200 index 10
     PCI: 03:00.0 resource base 1000 size 20 align 5 gran 5 limit 101f flags 60000100 index 18
     PCI: 03:00.0 resource base fc920000 size 4000 align 14 gran 14 limit fc923fff flags 60000200 index 1c
    PCI: 00:0a.0 child on link 0 PCI: 04:00.0
    PCI: 00:0a.0 resource base 2000 size 1000 align 12 gran 12 limit 2fff flags 60080102 index 1c
    PCI: 00:0a.0 resource base fccfffff size 0 align 20 gran 20 limit fccfffff flags 60081202 index 24
    PCI: 00:0a.0 resource base fca00000 size 100000 align 20 gran 20 limit fcafffff flags 60080202 index 20
     PCI: 04:00.0
     PCI: 04:00.0 resource base fca00000 size 20000 align 17 gran 17 limit fca1ffff flags 60000200 index 10
     PCI: 04:00.0 resource base 2000 size 20 align 5 gran 5 limit 201f flags 60000100 index 18
     PCI: 04:00.0 resource base fca20000 size 4000 align 14 gran 14 limit fca23fff flags 60000200 index 1c
    PCI: 00:0b.0
    PCI: 00:0b.0 resource base 4fff size 0 align 12 gran 12 limit 4fff flags 60080102 index 1c
    PCI: 00:0b.0 resource base fccfffff size 0 align 20 gran 20 limit fccfffff flags 60081202 index 24
    PCI: 00:0b.0 resource base fcbfffff size 0 align 20 gran 20 limit fcbfffff flags 60080202 index 20
    PCI: 00:0c.0
    PCI: 00:0c.0 resource base 4fff size 0 align 12 gran 12 limit 4fff flags 60080102 index 1c
    PCI: 00:0c.0 resource base fccfffff size 0 align 20 gran 20 limit fccfffff flags 60081202 index 24
    PCI: 00:0c.0 resource base fcbfffff size 0 align 20 gran 20 limit fcbfffff flags 60080202 index 20
    PCI: 00:0d.0
    PCI: 00:0d.0 resource base 4fff size 0 align 12 gran 12 limit 4fff flags 60080102 index 1c
    PCI: 00:0d.0 resource base fccfffff size 0 align 20 gran 20 limit fccfffff flags 60081202 index 24
    PCI: 00:0d.0 resource base fcbfffff size 0 align 20 gran 20 limit fcbfffff flags 60080202 index 20
    PCI: 00:11.0
    PCI: 00:11.0 resource base 4020 size 8 align 3 gran 3 limit 4027 flags 60000100 index 10
    PCI: 00:11.0 resource base 4040 size 4 align 2 gran 2 limit 4043 flags 60000100 index 14
    PCI: 00:11.0 resource base 4028 size 8 align 3 gran 3 limit 402f flags 60000100 index 18
    PCI: 00:11.0 resource base 4044 size 4 align 2 gran 2 limit 4047 flags 60000100 index 1c
    PCI: 00:11.0 resource base 4000 size 10 align 4 gran 4 limit 400f flags 60000100 index 20
    PCI: 00:11.0 resource base fcb0d000 size 400 align 12 gran 10 limit fcb0d3ff flags 60000200 index 24
    PCI: 00:12.0
    PCI: 00:12.0 resource base fcb08000 size 1000 align 12 gran 12 limit fcb08fff flags 60000200 index 10
    PCI: 00:12.1
    PCI: 00:12.1 resource base fcb09000 size 1000 align 12 gran 12 limit fcb09fff flags 60000200 index 10
    PCI: 00:12.2
    PCI: 00:12.2 resource base fcb0e000 size 100 align 12 gran 8 limit fcb0e0ff flags 60000200 index 10
    PCI: 00:13.0
    PCI: 00:13.0 resource base fcb0a000 size 1000 align 12 gran 12 limit fcb0afff flags 60000200 index 10
    PCI: 00:13.1
    PCI: 00:13.1 resource base fcb0b000 size 1000 align 12 gran 12 limit fcb0bfff flags 60000200 index 10
    PCI: 00:13.2
    PCI: 00:13.2 resource base fcb0f000 size 100 align 12 gran 8 limit fcb0f0ff flags 60000200 index 10
    PCI: 00:14.0 child on link 0 I2C: 01:50
    PCI: 00:14.0 resource base fec00000 size 1000 align 8 gran 8 limit ffffffff flags d0000200 index 74
    PCI: 00:14.0 resource base feb00000 size 1000 align 8 gran 8 limit ffffffff flags d0000200 index 9c
    PCI: 00:14.0 resource base fed00000 size 400 align 8 gran 8 limit ffffffff flags d0000200 index b4
    PCI: 00:14.0 resource base b00 size 10 align 8 gran 8 limit ffff flags d0000100 index 90
    PCI: 00:14.0 resource base b20 size 10 align 8 gran 8 limit ffff flags d0000100 index 58
     I2C: 01:50
     I2C: 01:51
     I2C: 01:52
     I2C: 01:53
     I2C: 01:54
     I2C: 01:55
     I2C: 01:56
     I2C: 01:57
     I2C: 01:2f
    PCI: 00:14.1
    PCI: 00:14.1 resource base 4030 size 8 align 3 gran 3 limit 4037 flags 60000100 index 10
    PCI: 00:14.1 resource base 4048 size 4 align 2 gran 2 limit 404b flags 60000100 index 14
    PCI: 00:14.1 resource base 4038 size 8 align 3 gran 3 limit 403f flags 60000100 index 18
    PCI: 00:14.1 resource base 404c size 4 align 2 gran 2 limit 404f flags 60000100 index 1c
    PCI: 00:14.1 resource base 4010 size 10 align 4 gran 4 limit 401f flags 60000100 index 20
    PCI: 00:14.2
    PCI: 00:14.2 resource base fcb04000 size 4000 align 14 gran 14 limit fcb07fff flags 60000201 index 10
    PCI: 00:14.3 child on link 0 PNP: 002e.0
    PCI: 00:14.3 resource base fcb10000 size 1 align 12 gran 0 limit fcb10000 flags 60000200 index a0
    PCI: 00:14.3 resource base 0 size 1000 align 0 gran 0 limit 0 flags c0040100 index 10000000
    PCI: 00:14.3 resource base ff800000 size 800000 align 0 gran 0 limit 0 flags c0040200 index 10000100
    PCI: 00:14.3 resource base fec00000 size 1000 align 0 gran 0 limit 0 flags c0000200 index 3
     PNP: 002e.0
     PNP: 002e.0 resource base 0 size 8 align 3 gran 3 limit fff flags 100 index 60
     PNP: 002e.0 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
     PNP: 002e.0 resource base 0 size 1 align 0 gran 0 limit 0 flags 800 index 74
     PNP: 002e.1
     PNP: 002e.1 resource base 0 size 8 align 3 gran 3 limit fff flags 100 index 60
     PNP: 002e.1 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
     PNP: 002e.1 resource base 0 size 1 align 0 gran 0 limit 0 flags 800 index 74
     PNP: 002e.2
     PNP: 002e.2 resource base 3f8 size 8 align 3 gran 3 limit fff flags e0000100 index 60
     PNP: 002e.2 resource base 4 size 1 align 0 gran 0 limit 0 flags e0000400 index 70
     PNP: 002e.3
     PNP: 002e.3 resource base 2f8 size 8 align 3 gran 3 limit fff flags e0000100 index 60
     PNP: 002e.3 resource base 3 size 1 align 0 gran 0 limit 0 flags e0000400 index 70
     PNP: 002e.5
     PNP: 002e.5 resource base 60 size 1 align 0 gran 0 limit ffffffff flags e0000100 index 60
     PNP: 002e.5 resource base 64 size 1 align 0 gran 0 limit ffffffff flags e0000100 index 62
     PNP: 002e.5 resource base 1 size 1 align 0 gran 0 limit 0 flags e0000400 index 70
     PNP: 002e.5 resource base c size 1 align 0 gran 0 limit 0 flags e0000400 index 72
     PNP: 002e.106
     PNP: 002e.106 resource base 0 size 8 align 3 gran 3 limit fff flags 100 index 62
     PNP: 002e.107
     PNP: 002e.207
     PNP: 002e.307
     PNP: 002e.407
     PNP: 002e.8
     PNP: 002e.108
     PNP: 002e.9
     PNP: 002e.109
     PNP: 002e.209
     PNP: 002e.309
     PNP: 002e.a
     PNP: 002e.b
     PNP: 002e.b resource base 290 size 2 align 1 gran 1 limit fff flags e0000100 index 60
     PNP: 002e.b resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
     PNP: 002e.c
     PNP: 002e.d
     PNP: 002e.f
     PNP: 004e.0
    PCI: 00:14.4 child on link 0 PCI: 08:01.0
    PCI: 00:14.4 resource base 3000 size 1000 align 12 gran 12 limit 3fff flags 60080102 index 1c
    PCI: 00:14.4 resource base fccfffff size 0 align 20 gran 20 limit fccfffff flags 60081202 index 24
    PCI: 00:14.4 resource base fc000000 size 900000 align 23 gran 20 limit fc8fffff flags 60080202 index 20
     PCI: 08:01.0
     PCI: 08:01.0 resource base fc000000 size 800000 align 23 gran 23 limit fc7fffff flags 60000200 index 10
     PCI: 08:01.0 resource base fc800000 size 20000 align 17 gran 17 limit fc81ffff flags 60000200 index 14
     PCI: 08:01.0 resource base 3000 size 80 align 7 gran 7 limit 307f flags 60000100 index 18
     PCI: 08:01.0 resource base a0000 size 1fc00 align 0 gran 0 limit 0 flags f0000200 index 3
     PCI: 08:02.0
     PCI: 08:02.0 resource base fc820000 size 1000 align 12 gran 12 limit fc820fff flags 60000200 index 10
     PCI: 08:03.0
    PCI: 00:14.5
    PCI: 00:14.5 resource base fcb0c000 size 1000 align 12 gran 12 limit fcb0cfff flags 60000200 index 10
   PCI: 00:18.1
   PCI: 00:18.2
   PCI: 00:18.3
   PCI: 00:18.3 resource base f8000000 size 4000000 align 26 gran 26 limit fbffffff flags 60000200 index 94
   PCI: 00:18.4
   PCI: 00:18.5
   PCI: 00:19.0
   PCI: 00:19.1
   PCI: 00:19.2
   PCI: 00:19.3
   PCI: 00:19.4
   PCI: 00:19.5
   PCI: 00:1a.0
   PCI: 00:1a.1
   PCI: 00:1a.2
   PCI: 00:1a.3
   PCI: 00:1a.4
   PCI: 00:1a.5
   PCI: 00:1b.0
   PCI: 00:1b.1
   PCI: 00:1b.2
   PCI: 00:1b.3
   PCI: 00:1b.4
   PCI: 00:1b.5
Done allocating resources.
BS: BS_DEV_RESOURCES times (us): entry 0 run 2882385 exit 0
POST: 0x74
Enabling resources...
PCI: 00:18.0 cmd <- 00
PCI: 00:18.1 subsystem <- 1043/8163
PCI: 00:18.1 cmd <- 00
PCI: 00:18.2 subsystem <- 1043/8163
PCI: 00:18.2 cmd <- 00
PCI: 00:18.3 cmd <- 00
PCI: 00:18.4 cmd <- 00
PCI: 00:18.5 cmd <- 00
PCI: 00:19.0 cmd <- 00
PCI: 00:19.1 subsystem <- 1043/8163
PCI: 00:19.1 cmd <- 00
PCI: 00:19.2 subsystem <- 1043/8163
PCI: 00:19.2 cmd <- 00
PCI: 00:19.3 cmd <- 00
PCI: 00:19.4 cmd <- 00
PCI: 00:19.5 cmd <- 00
PCI: 00:00.0 subsystem <- 1043/8163
PCI: 00:00.0 cmd <- 02
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
Initializing IOMMU
PCI: 00:02.0 bridge ctrl <- 0003
PCI: 00:02.0 cmd <- 00
PCI: 00:04.0 bridge ctrl <- 0003
PCI: 00:04.0 cmd <- 00
PCI: 00:09.0 bridge ctrl <- 0003
PCI: 00:09.0 cmd <- 07
PCI: 00:0a.0 bridge ctrl <- 0003
PCI: 00:0a.0 cmd <- 07
PCI: 00:0b.0 bridge ctrl <- 0003
PCI: 00:0b.0 cmd <- 00
PCI: 00:0c.0 bridge ctrl <- 0003
PCI: 00:0c.0 cmd <- 00
PCI: 00:0d.0 bridge ctrl <- 0003
PCI: 00:0d.0 cmd <- 00
PCI: 00:11.0 subsystem <- 1043/8163
PCI: 00:11.0 cmd <- 03
PCI: 00:12.0 subsystem <- 1043/8163
PCI: 00:12.0 cmd <- 02
PCI: 00:12.1 subsystem <- 1043/8163
PCI: 00:12.1 cmd <- 02
PCI: 00:12.2 subsystem <- 1043/8163
PCI: 00:12.2 cmd <- 02
PCI: 00:13.0 subsystem <- 1043/8163
PCI: 00:13.0 cmd <- 02
PCI: 00:13.1 subsystem <- 1043/8163
PCI: 00:13.1 cmd <- 02
PCI: 00:13.2 subsystem <- 1043/8163
PCI: 00:13.2 cmd <- 02
PCI: 00:14.0 subsystem <- 1043/8163
PCI: 00:14.0 cmd <- 403
PCI: 00:14.1 subsystem <- 1043/8163
PCI: 00:14.1 cmd <- 01
PCI: 00:14.2 subsystem <- 1043/8163
PCI: 00:14.2 cmd <- 02
PCI: 00:14.3 subsystem <- 1043/8163
PCI: 00:14.3 cmd <- 0f
sb700 lpc decode:PNP: 002e.2, base=0x000003f8, end=0x000003ff
sb700 lpc decode:PNP: 002e.3, base=0x000002f8, end=0x000002ff
sb700 lpc decode:PNP: 002e.5, base=0x00000060, end=0x00000060
sb700 lpc decode:PNP: 002e.5, base=0x00000064, end=0x00000064
sb700 lpc decode:PNP: 002e.b, base=0x00000290, end=0x00000291
PCI: 00:14.4 bridge ctrl <- 000b
PCI: 00:14.4 cmd <- 07
PCI: 00:14.5 subsystem <- 1043/8163
PCI: 00:14.5 cmd <- 02
PCI: 03:00.0 cmd <- 03
PCI: 04:00.0 cmd <- 03
PCI: 08:01.0 cmd <- 03
PCI: 08:02.0 subsystem <- 1043/8163
PCI: 08:02.0 cmd <- 02
done.
BS: BS_DEV_ENABLE times (us): entry 0 run 145425 exit 0
POST: 0x75
Initializing devices...
Root Device init ...
Root Device init finished in 1364 usecs
POST: 0x75
CPU_CLUSTER: 0 init ...
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
Enabling probe filter
Enabling ATM mode
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
start_eip=0x00001000, code_size=0x00000031
CPU1: stack_base 00151000, stack_end 00151ff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 1.
Sending STARTUP #1 to 1.
After apic_write.
Initializing CPU #1
Startup point 1.
Waiting for send to finish...
+CPU: vendor AMD device 600f12
After Startup.
CPU: family 15, model 01, stepping 02
CPU2: stack_base 00150000, stack_end 00150ff8
nodeid = 00, coreid = 01
Asserting INIT.
POST: 0x60
Waiting for send to finish...
+Enabling cache
Deasserting INIT.
Waiting for send to finish...
+#startup loops: 1.
Sending STARTUP #1 to 2.
After apic_write.
Initializing CPU #2
Startup point 1.
Waiting for send to finish...
+CPU: vendor AMD device 600f12
After Startup.
CPU3: stack_base 0014f000, stack_end 0014fff8
CPU: family 15, model 01, stepping 02
Asserting INIT.
Waiting for send to finish...
+nodeid = 00, coreid = 02
Deasserting INIT.
Waiting for send to finish...
+POST: 0x60
#startup loops: 1.
Sending STARTUP #1 to 3.
After apic_write.
Enabling cache
Startup point 1.
Waiting for send to finish...
+Initializing CPU #3
After Startup.
CPU4: stack_base 0014e000, stack_end 0014eff8
CPU: vendor AMD device 600f12
CPU ID 0x80000001: 600f12
Asserting INIT.
CPU: family 15, model 01, stepping 02
Waiting for send to finish...
+nodeid = 00, coreid = 03
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
Deasserting INIT.
Waiting for send to finish...
+POST: 0x60
MTRR: Physical address space:
#startup loops: 1.
Sending STARTUP #1 to 4.
After apic_write.
Enabling cache
Startup point 1.
Waiting for send to finish...
+0x0000000000000000 - 0x00000000000a0000 size 0x000a0000 type 6
After Startup.
0x00000000000a0000 - 0x00000000000c0000 size 0x00020000 type 0
0x00000000000c0000 - 0x00000000c0000000 size 0xbff40000 type 6
0x00000000c0000000 - 0x0000000100000000 size 0x40000000 type 0
0x0000000100000000 - 0x0000000140000000 size 0x40000000 type 6
CPU5: stack_base 0014d000, stack_end 0014dff8
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
Asserting INIT.
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
Waiting for send to finish...
+MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
Deasserting INIT.
Waiting for send to finish...
+Initializing CPU #4
MTRR: default type WB/UC MTRR counts: 1/2.
MTRR: WB selected as default type.
#startup loops: 1.
Sending STARTUP #1 to 5.
After apic_write.
MTRR: 0 base 0x00000000c0000000 mask 0x0000ffffc0000000 type 0
Startup point 1.
Waiting for send to finish...
+
MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
After Startup.
CPU6: stack_base 0014c000, stack_end 0014cff8
Setting up local APIC...Asserting INIT.
 apic_id: 0x02 done.
POST: 0x9b
Waiting for send to finish...
+CPU model: AMD Opteron(TM) Processor 6274
Deasserting INIT.
siblings = 15, Waiting for send to finish...
+Disabling SMM ASeg memory
#startup loops: 1.
Sending STARTUP #1 to 6.
CPU #2 initialized
After apic_write.

MTRR check
Fixed MTRRs   : Startup point 1.
Enabled
Variable MTRRs: Enabled

POST: 0x93
Waiting for send to finish...
+Setting up local APIC...After Startup.
CPU7: stack_base 0014b000, stack_end 0014bff8
 apic_id: 0x03 done.
POST: 0x9b
Asserting INIT.
CPU model: AMD Opteron(TM) Processor 6274
Waiting for send to finish...
siblings = 15, +Disabling SMM ASeg memory
Deasserting INIT.
CPU #3 initialized
Waiting for send to finish...
+Initializing CPU #6
#startup loops: 1.
Sending STARTUP #1 to 7.
After apic_write.
CPU: vendor AMD device 600f12
Startup point 1.
Waiting for send to finish...
+CPU: family 15, model 01, stepping 02
After Startup.
CPU8: stack_base 0014a000, stack_end 0014aff8
Initializing CPU #7
Asserting INIT.
Waiting for send to finish...
+CPU: vendor AMD device 600f12
Deasserting INIT.
Waiting for send to finish...
+Initializing CPU #5
#startup loops: 1.
Sending STARTUP #1 to 8.
After apic_write.
CPU: vendor AMD device 600f12
Startup point 1.
Waiting for send to finish...
+Initializing CPU #8
After Startup.
CPU9: stack_base 00149000, stack_end 00149ff8
CPU: family 15, model 01, stepping 02
Asserting INIT.
Waiting for send to finish...
+nodeid = 00, coreid = 06
Deasserting INIT.
Waiting for send to finish...
+POST: 0x60
#startup loops: 1.
Sending STARTUP #1 to 9.
After apic_write.
Enabling cache
Startup point 1.
Waiting for send to finish...
+CPU: vendor AMD device 600f12
After Startup.
CPU10: stack_base 00148000, stack_end 00148ff8
CPU: family 15, model 01, stepping 02
Asserting INIT.
Initializing CPU #9
Waiting for send to finish...
+nodeid = 00, coreid = 07
Deasserting INIT.
CPU ID 0x80000001: 600f12
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
Waiting for send to finish...
+nodeid = 00, coreid = 05
#startup loops: 1.
Sending STARTUP #1 to 10.
After apic_write.
CPU: family 15, model 01, stepping 02
Startup point 1.
Waiting for send to finish...
+nodeid = 00, coreid = 04
After Startup.
CPU11: stack_base 00147000, stack_end 00147ff8
Initializing CPU #10
Asserting INIT.
POST: 0x60
Waiting for send to finish...
+Enabling cache
Deasserting INIT.
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
Waiting for send to finish...
+POST: 0x60
#startup loops: 1.
Sending STARTUP #1 to 11.
After apic_write.

MTRR check
Fixed MTRRs   : Startup point 1.
Waiting for send to finish...
+Enabled
Variable MTRRs: After Startup.
CPU12: stack_base 00146000, stack_end 00146ff8
Enabled
Asserting INIT.

POST: 0x93
Waiting for send to finish...
+Setting up local APIC...Deasserting INIT.
 apic_id: 0x06 done.
Waiting for send to finish...
+POST: 0x9b
#startup loops: 1.
Sending STARTUP #1 to 12.
After apic_write.
CPU model: AMD Opteron(TM) Processor 6274
Startup point 1.
Waiting for send to finish...
siblings = 15, +Disabling SMM ASeg memory
After Startup.
CPU13: stack_base 00145000, stack_end 00145ff8
CPU #6 initialized
Asserting INIT.

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled
Waiting for send to finish...
+
Deasserting INIT.
POST: 0x93
Waiting for send to finish...
+Setting up local APIC...#startup loops: 1.
 apic_id: 0x07 Sending STARTUP #1 to 13.
After apic_write.
done.
POST: 0x9b
Startup point 1.
Waiting for send to finish...
+CPU model: AMD Opteron(TM) Processor 6274
After Startup.
CPU14: stack_base 00144000, stack_end 00144ff8
siblings = 15, Asserting INIT.
Disabling SMM ASeg memory
Waiting for send to finish...
+CPU #7 initialized
Deasserting INIT.
Waiting for send to finish...
+POST: 0x60
#startup loops: 1.
Sending STARTUP #1 to 14.
After apic_write.
Enabling cache
Startup point 1.
Waiting for send to finish...
+Initializing CPU #11
After Startup.
CPU15: stack_base 00143000, stack_end 00143ff8
Enabling cache
Asserting INIT.
CPU ID 0x80000001: 600f12
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
Waiting for send to finish...
+MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
Deasserting INIT.
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
Waiting for send to finish...
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
+MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
#startup loops: 1.
Sending STARTUP #1 to 15.
After apic_write.
Initializing CPU #13
Startup point 1.

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
Waiting for send to finish...
+Setting up local APIC...After Startup.
 apic_id: 0x04 done.
Initializing CPU #0
POST: 0x9b
CPU: vendor AMD device 600f12
CPU: family 15, model 01, stepping 02
CPU model: AMD Opteron(TM) Processor 6274
nodeid = 00, coreid = 00
siblings = 15, POST: 0x60
Enabling cache
Disabling SMM ASeg memory
CPU: vendor AMD device 600f12

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: CPU ID 0x80000001: 600f12
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
Enabled

POST: 0x93
CPU: vendor AMD device 600f12
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
CPU #4 initialized
Setting up local APIC...MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
 apic_id: 0x05 done.
POST: 0x9b
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
CPU model: AMD Opteron(TM) Processor 6274
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
siblings = 15, MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
Disabling SMM ASeg memory
Initializing CPU #14
CPU #5 initialized
Initializing CPU #15

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
CPU: vendor AMD device 600f12
Setting up local APIC...CPU: family 15, model 01, stepping 02
 apic_id: 0x00 done.
POST: 0x9b
CPU: vendor AMD device 600f12
CPU model: AMD Opteron(TM) Processor 6274
nodeid = 01, coreid = 05
siblings = 15, CPU: vendor AMD device 600f12
Disabling SMM ASeg memory
Initializing CPU #12

MTRR check
CPU #0 initialized
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
CPU: family 15, model 01, stepping 02
Setting up local APIC...Waiting for 9 CPUS to stop
 apic_id: 0x01 done.
POST: 0x9b
CPU: family 15, model 01, stepping 02
CPU model: AMD Opteron(TM) Processor 6274
CPU: vendor AMD device 600f12
siblings = 15, CPU: family 15, model 01, stepping 02
Disabling SMM ASeg memory
nodeid = 01, coreid = 01
CPU #1 initialized
CPU: vendor AMD device 600f12
Waiting for 8 CPUS to stop
nodeid = 01, coreid = 03
CPU: family 15, model 01, stepping 02
CPU: vendor AMD device 600f12
nodeid = 01, coreid = 06
CPU: family 15, model 01, stepping 02
POST: 0x60
POST: 0x60
CPU: family 15, model 01, stepping 02
nodeid = 01, coreid = 00
POST: 0x60
Enabling cache
POST: 0x60
Enabling cache
nodeid = 01, coreid = 02
Enabling cache
POST: 0x60
CPU ID 0x80000001: 600f12
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
POST: 0x60
nodeid = 01, coreid = 04
Enabling cache
POST: 0x60
Enabling cache
Enabling cache
Enabling cache
CPU ID 0x80000001: 600f12
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
CPU ID 0x80000001: 600f12
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
CPU ID 0x80000001: 600f12
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
Setting up local APIC...
MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
Setting up local APIC... apic_id: 0x0a done.
POST: 0x9b
Setting up local APIC... apic_id: 0x08 done.
POST: 0x9b
 apic_id: 0x0c done.
POST: 0x9b
CPU model: AMD Opteron(TM) Processor 6274
CPU model: AMD Opteron(TM) Processor 6274
CPU model: AMD Opteron(TM) Processor 6274
siblings = 15, siblings = 15, siblings = 15, Disabling SMM ASeg memory
Disabling SMM ASeg memory
Disabling SMM ASeg memory

MTRR check
Fixed MTRRs   : 
MTRR check

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
CPU #12 initialized
CPU #8 initialized
Enabled
Variable MTRRs: Enabled

POST: 0x93
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
Waiting for 7 CPUS to stop
CPU #10 initialized
Setting up local APIC...Setting up local APIC... apic_id: 0x0b done.
POST: 0x9b
Setting up local APIC...CPU model: AMD Opteron(TM) Processor 6274
 apic_id: 0x09 done.
POST: 0x9b
siblings = 15,  apic_id: 0x0d done.
POST: 0x9b
CPU model: AMD Opteron(TM) Processor 6274
CPU model: AMD Opteron(TM) Processor 6274
Disabling SMM ASeg memory
siblings = 15, CPU #11 initialized
Disabling SMM ASeg memory
siblings = 15, CPU #13 initialized
Waiting for 6 CPUS to stop
Disabling SMM ASeg memory
Waiting for 3 CPUS to stop
CPU #9 initialized
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
Waiting for 2 CPUS to stop
CPU: family 15, model 01, stepping 02

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
nodeid = 01, coreid = 07
Setting up local APIC...POST: 0x60
 apic_id: 0x0e Enabling cache
done.
POST: 0x9b
CPU model: AMD Opteron(TM) Processor 6274
siblings = 15, Disabling SMM ASeg memory
CPU #14 initialized

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
Waiting for 1 CPUS to stop
Setting up local APIC... apic_id: 0x0f done.
POST: 0x9b
CPU model: AMD Opteron(TM) Processor 6274
siblings = 15, Disabling SMM ASeg memory
CPU #15 initialized
All AP CPUs stopped (34009 loops)
CPU0: stack: 00152000 - 00153000, lowest used address 001529e0, stack used: 1568 bytes
CPU1: stack: 00151000 - 00152000, lowest used address 00151dd8, stack used: 552 bytes
CPU2: stack: 00150000 - 00151000, lowest used address 00150cac, stack used: 852 bytes
CPU3: stack: 0014f000 - 00150000, lowest used address 0014fdd8, stack used: 552 bytes
CPU4: stack: 0014e000 - 0014f000, lowest used address 0014ed18, stack used: 744 bytes
CPU5: stack: 0014d000 - 0014e000, lowest used address 0014ddd8, stack used: 552 bytes
CPU6: stack: 0014c000 - 0014d000, lowest used address 0014cd18, stack used: 744 bytes
CPU7: stack: 0014b000 - 0014c000, lowest used address 0014bdd8, stack used: 552 bytes
CPU8: stack: 0014a000 - 0014b000, lowest used address 0014ad18, stack used: 744 bytes
CPU9: stack: 00149000 - 0014a000, lowest used address 00149dd8, stack used: 552 bytes
CPU10: stack: 00148000 - 00149000, lowest used address 00148d18, stack used: 744 bytes
CPU11: stack: 00147000 - 00148000, lowest used address 00147dd8, stack used: 552 bytes
CPU12: stack: 00146000 - 00147000, lowest used address 00146d18, stack used: 744 bytes
CPU13: stack: 00145000 - 00146000, lowest used address 00145dd8, stack used: 552 bytes
CPU14: stack: 00144000 - 00145000, lowest used address 00144d18, stack used: 744 bytes
CPU15: stack: 00143000 - 00144000, lowest used address 00143dd8, stack used: 552 bytes
CPU_CLUSTER: 0 init finished in 1088929 usecs
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
PCI: 00:18.0 init ...
PCI: 00:18.0 init finished in 1427 usecs
POST: 0x75
PCI: 00:18.1 init ...
PCI: 00:18.1 init finished in 1427 usecs
POST: 0x75
PCI: 00:18.2 init ...
PCI: 00:18.2 init finished in 1426 usecs
POST: 0x75
PCI: 00:18.3 init ...
NB: Function 3 Misc Control.. CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
done.
PCI: 00:18.3 init finished in 12490 usecs
POST: 0x75
PCI: 00:18.4 init ...
NB: Function 4 Link Control.. CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
done.
PCI: 00:18.4 init finished in 21170 usecs
POST: 0x75
PCI: 00:18.5 init ...
NB: Function 5 Northbridge Control.. done.
PCI: 00:18.5 init finished in 4157 usecs
POST: 0x75
PCI: 00:19.0 init ...
PCI: 00:19.0 init finished in 1427 usecs
POST: 0x75
PCI: 00:19.1 init ...
PCI: 00:19.1 init finished in 1427 usecs
POST: 0x75
PCI: 00:19.2 init ...
PCI: 00:19.2 init finished in 1425 usecs
POST: 0x75
PCI: 00:19.3 init ...
NB: Function 3 Misc Control.. CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
done.
PCI: 00:19.3 init finished in 12491 usecs
POST: 0x75
PCI: 00:19.4 init ...
NB: Function 4 Link Control.. CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
done.
PCI: 00:19.4 init finished in 21170 usecs
POST: 0x75
PCI: 00:19.5 init ...
NB: Function 5 Northbridge Control.. done.
PCI: 00:19.5 init finished in 4157 usecs
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
PCI: 00:00.0 init ...
pcie_init in sr5650_ht.c
IOAPIC: Initializing IOAPIC at 0xfcc00000
IOAPIC: Bootstrap Processor Local APIC = 0x00
IOAPIC: ID = 0x01
IOAPIC: Dumping registers
  reg 0x0000: 0x01000000
  reg 0x0001: 0x001f8021
  reg 0x0002: 0x00000000
IOAPIC: 32 interrupts
IOAPIC: Enabling interrupts on FSB
IOAPIC: reg 0x00000000 value 0x00000000 0x00000700
IOAPIC: reg 0x00000001 value 0x00000000 0x00010000
IOAPIC: reg 0x00000002 value 0x00000000 0x00010000
IOAPIC: reg 0x00000003 value 0x00000000 0x00010000
IOAPIC: reg 0x00000004 value 0x00000000 0x00010000
IOAPIC: reg 0x00000005 value 0x00000000 0x00010000
IOAPIC: reg 0x00000006 value 0x00000000 0x00010000
IOAPIC: reg 0x00000007 value 0x00000000 0x00010000
IOAPIC: reg 0x00000008 value 0x00000000 0x00010000
IOAPIC: reg 0x00000009 value 0x00000000 0x00010000
IOAPIC: reg 0x0000000a value 0x00000000 0x00010000
IOAPIC: reg 0x0000000b value 0x00000000 0x00010000
IOAPIC: reg 0x0000000c value 0x00000000 0x00010000
IOAPIC: reg 0x0000000d value 0x00000000 0x00010000
IOAPIC: reg 0x0000000e value 0x00000000 0x00010000
IOAPIC: reg 0x0000000f value 0x00000000 0x00010000
IOAPIC: reg 0x00000010 value 0x00000000 0x00010000
IOAPIC: reg 0x00000011 value 0x00000000 0x00010000
IOAPIC: reg 0x00000012 value 0x00000000 0x00010000
IOAPIC: reg 0x00000013 value 0x00000000 0x00010000
IOAPIC: reg 0x00000014 value 0x00000000 0x00010000
IOAPIC: reg 0x00000015 value 0x00000000 0x00010000
IOAPIC: reg 0x00000016 value 0x00000000 0x00010000
IOAPIC: reg 0x00000017 value 0x00000000 0x00010000
IOAPIC: reg 0x00000018 value 0x00000000 0x00010000
IOAPIC: reg 0x00000019 value 0x00000000 0x00010000
IOAPIC: reg 0x0000001a value 0x00000000 0x00010000
IOAPIC: reg 0x0000001b value 0x00000000 0x00010000
IOAPIC: reg 0x0000001c value 0x00000000 0x00010000
IOAPIC: reg 0x0000001d value 0x00000000 0x00010000
IOAPIC: reg 0x0000001e value 0x00000000 0x00010000
IOAPIC: reg 0x0000001f value 0x00000000 0x00010000
PCI: 00:00.0 init finished in 122679 usecs
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
PCI: 00:11.0 init ...
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
rev_id=15
sata_bar0=4020
sata_bar1=4040
sata_bar2=4028
sata_bar3=4044
sata_bar4=4000
sata_bar5=fcb0d000
ide_bar0=4030
ide_bar1=4048
ide_bar2=4038
ide_bar3=404c
Maximum SATA port count supported by silicon: 6
SATA port 0 status = 23
drive detection done after 0 ms
AHCI device 0 is ready after 1 tries
SATA port 1 status = 0
No AHCI SATA drive on Slot1
SATA port 2 status = 0
No AHCI SATA drive on Slot2
SATA port 3 status = 0
No AHCI SATA drive on Slot3
SATA port 4 status = 0
No AHCI SATA drive on Slot4
SATA port 5 status = 0
No AHCI SATA drive on Slot5
PCI: 00:11.0 init finished in 63463 usecs
POST: 0x75
PCI: 00:12.0 init ...
PCI: 00:12.0 init finished in 1448 usecs
POST: 0x75
PCI: 00:12.1 init ...
PCI: 00:12.1 init finished in 1448 usecs
POST: 0x75
PCI: 00:12.2 init ...
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
usb2_bar0=0xfcb0e000
rpr 6.23, final dword=849e03c8
PCI: 00:12.2 init finished in 13733 usecs
POST: 0x75
PCI: 00:13.0 init ...
PCI: 00:13.0 init finished in 1448 usecs
POST: 0x75
PCI: 00:13.1 init ...
PCI: 00:13.1 init finished in 1448 usecs
POST: 0x75
PCI: 00:13.2 init ...
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
usb2_bar0=0xfcb0f000
rpr 6.23, final dword=849e03c8
PCI: 00:13.2 init finished in 13728 usecs
POST: 0x75
PCI: 00:14.0 init ...
sm_init().
IOAPIC: Initializing IOAPIC at 0xfec00000
IOAPIC: Bootstrap Processor Local APIC = 0x00
IOAPIC: Dumping registers
  reg 0x0000: 0x00000000
  reg 0x0001: 0x00178021
  reg 0x0002: 0x00000000
IOAPIC: 24 interrupts
IOAPIC: Enabling interrupts on FSB
IOAPIC: reg 0x00000000 value 0x00000000 0x00000700
IOAPIC: reg 0x00000001 value 0x00000000 0x00010000
IOAPIC: reg 0x00000002 value 0x00000000 0x00010000
IOAPIC: reg 0x00000003 value 0x00000000 0x00010000
IOAPIC: reg 0x00000004 value 0x00000000 0x00010000
IOAPIC: reg 0x00000005 value 0x00000000 0x00010000
IOAPIC: reg 0x00000006 value 0x00000000 0x00010000
IOAPIC: reg 0x00000007 value 0x00000000 0x00010000
IOAPIC: reg 0x00000008 value 0x00000000 0x00010000
IOAPIC: reg 0x00000009 value 0x00000000 0x00010000
IOAPIC: reg 0x0000000a value 0x00000000 0x00010000
IOAPIC: reg 0x0000000b value 0x00000000 0x00010000
IOAPIC: reg 0x0000000c value 0x00000000 0x00010000
IOAPIC: reg 0x0000000d value 0x00000000 0x00010000
IOAPIC: reg 0x0000000e value 0x00000000 0x00010000
IOAPIC: reg 0x0000000f value 0x00000000 0x00010000
IOAPIC: reg 0x00000010 value 0x00000000 0x00010000
IOAPIC: reg 0x00000011 value 0x00000000 0x00010000
IOAPIC: reg 0x00000012 value 0x00000000 0x00010000
IOAPIC: reg 0x00000013 value 0x00000000 0x00010000
IOAPIC: reg 0x00000014 value 0x00000000 0x00010000
IOAPIC: reg 0x00000015 value 0x00000000 0x00010000
IOAPIC: reg 0x00000016 value 0x00000000 0x00010000
IOAPIC: reg 0x00000017 value 0x00000000 0x00010000
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
WARNING: No CMOS option 'enable_legacy_usb'.
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
set power "on" after power fail
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
++++++++++no set NMI+++++
RTC Init
sm_init() end
PCI: 00:14.0 init finished in 129443 usecs
POST: 0x75
PCI: 00:14.1 init ...
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
PCI: 00:14.1 init finished in 10135 usecs
POST: 0x75
PCI: 00:14.2 init ...
base = 0xfcb04000
No codec!
PCI: 00:14.2 init finished in 6143 usecs
POST: 0x75
PCI: 00:14.3 init ...
lpc_init
PCI: 00:14.3 init finished in 2121 usecs
POST: 0x75
PCI: 00:14.4 init ...
PCI: 00:14.4 init finished in 1443 usecs
POST: 0x75
PCI: 00:14.5 init ...
PCI: 00:14.5 init finished in 1448 usecs
POST: 0x75
PCI: 03:00.0 init ...
PCI: 03:00.0 init finished in 1426 usecs
POST: 0x75
PCI: 04:00.0 init ...
PCI: 04:00.0 init finished in 1427 usecs
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
smbus: PCI: 00:14.0[0]->I2C: 01:2f init ...
Set SMBUS controller to channel 1
Found 64 pin W83795G Nuvoton H/W Monitor
W83795G/ADG work in Thermal Cruise Mode
Fan	CTFS(celsius)	TTTI(celsius)
 1	80	80
 2	80	80
 3	80	80
 4	80	80
 5	80	80
 6	80	80
DTS1 current value: 1d
DTS2 current value: 0
DTS3 current value: 0
DTS4 current value: 0
DTS5 current value: 0
DTS6 current value: 0
DTS7 current value: 0
DTS8 current value: 0
Set SMBUS controller to channel 0
I2C: 01:2f init finished in 276882 usecs
POST: 0x75
POST: 0x75
POST: 0x75
PNP: 002e.2 init ...
PNP: 002e.2 init finished in 1366 usecs
POST: 0x75
PNP: 002e.3 init ...
PNP: 002e.3 init finished in 1364 usecs
POST: 0x75
PNP: 002e.5 init ...
PNP: 002e.5 init finished in 1380 usecs
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
PNP: 002e.a init ...
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
set power on after power fail
PNP: 002e.a init finished in 11907 usecs
POST: 0x75
PNP: 002e.b init ...
PNP: 002e.b init finished in 1365 usecs
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
PCI: 08:01.0 init ...
ASpeed AST2050: initializing video device
ast_detect_chip: AST 1100 detected
ast_detect_chip: VGA not enabled on entry, requesting chip POST
ast_detect_chip: Analog VGA only
ast_driver_load: dram 65142000 0 32 00800000
ASpeed VGA text mode initialized
PCI: 08:01.0 init finished in 32579 usecs
POST: 0x75
PCI: 08:02.0 init ...
PCI: 08:02.0 init finished in 1427 usecs
POST: 0x75
Devices initialized
Show all devs... After init.
Root Device: enabled 1
CPU_CLUSTER: 0: enabled 1
APIC: 00: enabled 1
DOMAIN: 0000: enabled 1
PCI: 00:18.0: enabled 1
PCI: 00:00.0: enabled 1
PCI: 00:00.1: enabled 0
PCI: 00:00.2: enabled 1
PCI: 00:02.0: enabled 1
PCI: 00:03.0: enabled 0
PCI: 00:04.0: enabled 1
PCI: 00:05.0: enabled 0
PCI: 00:06.0: enabled 0
PCI: 00:07.0: enabled 0
PCI: 00:08.0: enabled 0
PCI: 00:09.0: enabled 1
PCI: 00:0a.0: enabled 1
PCI: 00:0b.0: enabled 1
PCI: 00:0c.0: enabled 1
PCI: 00:0d.0: enabled 1
PCI: 00:11.0: enabled 1
PCI: 00:12.0: enabled 1
PCI: 00:12.1: enabled 1
PCI: 00:12.2: enabled 1
PCI: 00:13.0: enabled 1
PCI: 00:13.1: enabled 1
PCI: 00:13.2: enabled 1
PCI: 00:14.0: enabled 1
I2C: 01:50: enabled 1
I2C: 01:51: enabled 1
I2C: 01:52: enabled 1
I2C: 01:53: enabled 1
I2C: 01:54: enabled 1
I2C: 01:55: enabled 1
I2C: 01:56: enabled 1
I2C: 01:57: enabled 1
I2C: 01:2f: enabled 1
PCI: 00:14.1: enabled 1
PCI: 00:14.2: enabled 1
PCI: 00:14.3: enabled 1
PNP: 002e.0: enabled 0
PNP: 002e.1: enabled 0
PNP: 002e.2: enabled 1
PNP: 002e.3: enabled 1
PNP: 002e.5: enabled 1
PNP: 002e.106: enabled 0
PNP: 002e.107: enabled 0
PNP: 002e.207: enabled 0
PNP: 002e.307: enabled 0
PNP: 002e.407: enabled 0
PNP: 002e.8: enabled 0
PNP: 002e.108: enabled 0
PNP: 002e.9: enabled 0
PNP: 002e.109: enabled 0
PNP: 002e.209: enabled 0
PNP: 002e.309: enabled 0
PNP: 002e.a: enabled 1
PNP: 002e.b: enabled 1
PNP: 002e.c: enabled 0
PNP: 002e.d: enabled 0
PNP: 002e.f: enabled 0
PNP: 004e.0: enabled 1
PCI: 00:14.4: enabled 1
PCI: 08:01.0: enabled 1
PCI: 08:02.0: enabled 1
PCI: 08:03.0: enabled 0
PCI: 00:14.5: enabled 1
PCI: 00:18.1: enabled 1
PCI: 00:18.2: enabled 1
PCI: 00:18.3: enabled 1
PCI: 00:18.4: enabled 1
PCI: 00:18.5: enabled 1
PCI: 00:19.0: enabled 1
PCI: 00:19.1: enabled 1
PCI: 00:19.2: enabled 1
PCI: 00:19.3: enabled 1
PCI: 00:19.4: enabled 1
PCI: 00:19.5: enabled 1
PCI: 00:1a.0: enabled 0
PCI: 00:1a.1: enabled 0
PCI: 00:1a.2: enabled 0
PCI: 00:1a.3: enabled 0
PCI: 00:1a.4: enabled 0
PCI: 00:1a.5: enabled 0
PCI: 00:1b.0: enabled 0
PCI: 00:1b.1: enabled 0
PCI: 00:1b.2: enabled 0
PCI: 00:1b.3: enabled 0
PCI: 00:1b.4: enabled 0
PCI: 00:1b.5: enabled 0
APIC: 01: enabled 1
APIC: 02: enabled 1
APIC: 03: enabled 1
APIC: 04: enabled 1
APIC: 05: enabled 1
APIC: 06: enabled 1
APIC: 07: enabled 1
APIC: 08: enabled 1
APIC: 09: enabled 1
APIC: 0a: enabled 1
APIC: 0b: enabled 1
APIC: 0c: enabled 1
APIC: 0d: enabled 1
APIC: 0e: enabled 1
APIC: 0f: enabled 1
PCI: 03:00.0: enabled 1
PCI: 04:00.0: enabled 1
BS: BS_DEV_INIT times (us): entry 0 run 2220766 exit 0
POST: 0x76
Finalize devices...
Devices finalized
BS: BS_POST_DEVICE times (us): entry 0 run 3234 exit 0
POST: 0x77
BS: BS_OS_RESUME_CHECK times (us): entry 0 run 751 exit 0
POST: 0x79
POST: 0x9a
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
Writing IRQ routing tables to 0xf0000...done.
Writing IRQ routing tables to 0xb7cbf000...done.
PIRQ table: 48 bytes.
POST: 0x9b
Wrote the mp table end at: 000f0410 - 000f076c
Wrote the mp table end at: b7cbe010 - b7cbe36c
MP table: 876 bytes.
POST: 0x9c
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'fallback/dsdt.aml'
CBFS: Found @ offset 2b700 size 2608
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'fallback/slic'
CBFS: 'fallback/slic' not found.
ACPI: Writing ACPI tables at b7c9a000.
ACPI:    * FACS
ACPI:    * DSDT
ACPI:    * FADT
pm_base: 0x0800
ACPI: added table 1/32, length now 40
ACPI:     * SSDT
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
processor_brand=AMD Opteron(TM) Processor 6274
Pstates algorithm ...
Pstate_freq[0] = 2200MHz	Pstate_power[0] = 6017mw
Pstate_latency[0] = 5us
Pstate_freq[1] = 2000MHz	Pstate_power[1] = 5300mw
Pstate_latency[1] = 5us
Pstate_freq[2] = 1800MHz	Pstate_power[2] = 4680mw
Pstate_latency[2] = 5us
Pstate_freq[3] = 1600MHz	Pstate_power[3] = 4085mw
Pstate_latency[3] = 5us
Pstate_freq[4] = 1400MHz	Pstate_power[4] = 3562mw
Pstate_latency[4] = 5us
PSS: 2200MHz power 6017 control 0x0 status 0x0
PSS: 2000MHz power 5300 control 0x1 status 0x1
PSS: 1800MHz power 4680 control 0x2 status 0x2
PSS: 1600MHz power 4085 control 0x3 status 0x3
PSS: 1400MHz power 3562 control 0x4 status 0x4
PSS: 2200MHz power 6017 control 0x0 status 0x0
PSS: 2000MHz power 5300 control 0x1 status 0x1
PSS: 1800MHz power 4680 control 0x2 status 0x2
PSS: 1600MHz power 4085 control 0x3 status 0x3
PSS: 1400MHz power 3562 control 0x4 status 0x4
PSS: 2200MHz power 6017 control 0x0 status 0x0
PSS: 2000MHz power 5300 control 0x1 status 0x1
PSS: 1800MHz power 4680 control 0x2 status 0x2
PSS: 1600MHz power 4085 control 0x3 status 0x3
PSS: 1400MHz power 3562 control 0x4 status 0x4
PSS: 2200MHz power 6017 control 0x0 status 0x0
PSS: 2000MHz power 5300 control 0x1 status 0x1
PSS: 1800MHz power 4680 control 0x2 status 0x2
PSS: 1600MHz power 4085 control 0x3 status 0x3
PSS: 1400MHz power 3562 control 0x4 status 0x4
PSS: 2200MHz power 6017 control 0x0 status 0x0
PSS: 2000MHz power 5300 control 0x1 status 0x1
PSS: 1800MHz power 4680 control 0x2 status 0x2
PSS: 1600MHz power 4085 control 0x3 status 0x3
PSS: 1400MHz power 3562 control 0x4 status 0x4
PSS: 2200MHz power 6017 control 0x0 status 0x0
PSS: 2000MHz power 5300 control 0x1 status 0x1
PSS: 1800MHz power 4680 control 0x2 status 0x2
PSS: 1600MHz power 4085 control 0x3 status 0x3
PSS: 1400MHz power 3562 control 0x4 status 0x4
PSS: 2200MHz power 6017 control 0x0 status 0x0
PSS: 2000MHz power 5300 control 0x1 status 0x1
PSS: 1800MHz power 4680 control 0x2 status 0x2
PSS: 1600MHz power 4085 control 0x3 status 0x3
PSS: 1400MHz power 3562 control 0x4 status 0x4
PSS: 2200MHz power 6017 control 0x0 status 0x0
PSS: 2000MHz power 5300 control 0x1 status 0x1
PSS: 1800MHz power 4680 control 0x2 status 0x2
PSS: 1600MHz power 4085 control 0x3 status 0x3
PSS: 1400MHz power 3562 control 0x4 status 0x4
PSS: 2200MHz power 6017 control 0x0 status 0x0
PSS: 2000MHz power 5300 control 0x1 status 0x1
PSS: 1800MHz power 4680 control 0x2 status 0x2
PSS: 1600MHz power 4085 control 0x3 status 0x3
PSS: 1400MHz power 3562 control 0x4 status 0x4
PSS: 2200MHz power 6017 control 0x0 status 0x0
PSS: 2000MHz power 5300 control 0x1 status 0x1
PSS: 1800MHz power 4680 control 0x2 status 0x2
PSS: 1600MHz power 4085 control 0x3 status 0x3
PSS: 1400MHz power 3562 control 0x4 status 0x4
PSS: 2200MHz power 6017 control 0x0 status 0x0
PSS: 2000MHz power 5300 control 0x1 status 0x1
PSS: 1800MHz power 4680 control 0x2 status 0x2
PSS: 1600MHz power 4085 control 0x3 status 0x3
PSS: 1400MHz power 3562 control 0x4 status 0x4
PSS: 2200MHz power 6017 control 0x0 status 0x0
PSS: 2000MHz power 5300 control 0x1 status 0x1
PSS: 1800MHz power 4680 control 0x2 status 0x2
PSS: 1600MHz power 4085 control 0x3 status 0x3
PSS: 1400MHz power 3562 control 0x4 status 0x4
PSS: 2200MHz power 6017 control 0x0 status 0x0
PSS: 2000MHz power 5300 control 0x1 status 0x1
PSS: 1800MHz power 4680 control 0x2 status 0x2
PSS: 1600MHz power 4085 control 0x3 status 0x3
PSS: 1400MHz power 3562 control 0x4 status 0x4
PSS: 2200MHz power 6017 control 0x0 status 0x0
PSS: 2000MHz power 5300 control 0x1 status 0x1
PSS: 1800MHz power 4680 control 0x2 status 0x2
PSS: 1600MHz power 4085 control 0x3 status 0x3
PSS: 1400MHz power 3562 control 0x4 status 0x4
PSS: 2200MHz power 6017 control 0x0 status 0x0
PSS: 2000MHz power 5300 control 0x1 status 0x1
PSS: 1800MHz power 4680 control 0x2 status 0x2
PSS: 1600MHz power 4085 control 0x3 status 0x3
PSS: 1400MHz power 3562 control 0x4 status 0x4
PSS: 2200MHz power 6017 control 0x0 status 0x0
PSS: 2000MHz power 5300 control 0x1 status 0x1
PSS: 1800MHz power 4680 control 0x2 status 0x2
PSS: 1600MHz power 4085 control 0x3 status 0x3
PSS: 1400MHz power 3562 control 0x4 status 0x4
ACPI: added table 2/32, length now 44
ACPI:    * MCFG
ACPI: added table 3/32, length now 48
ACPI:    * TCPA
TCPA log created at b7c8a000
ACPI: added table 4/32, length now 52
ACPI:    * MADT
ACPI: added table 5/32, length now 56
current = b7c9e470
ACPI:    * SRAT at b7c9e470
SRAT: lapic cpu_index=00, node_id=00, apic_id=00
SRAT: lapic cpu_index=01, node_id=00, apic_id=01
SRAT: lapic cpu_index=02, node_id=00, apic_id=02
SRAT: lapic cpu_index=03, node_id=00, apic_id=03
SRAT: lapic cpu_index=04, node_id=00, apic_id=04
SRAT: lapic cpu_index=05, node_id=00, apic_id=05
SRAT: lapic cpu_index=06, node_id=00, apic_id=06
SRAT: lapic cpu_index=07, node_id=00, apic_id=07
SRAT: lapic cpu_index=08, node_id=01, apic_id=08
SRAT: lapic cpu_index=09, node_id=01, apic_id=09
SRAT: lapic cpu_index=0a, node_id=01, apic_id=0a
SRAT: lapic cpu_index=0b, node_id=01, apic_id=0b
SRAT: lapic cpu_index=0c, node_id=01, apic_id=0c
SRAT: lapic cpu_index=0d, node_id=01, apic_id=0d
SRAT: lapic cpu_index=0e, node_id=01, apic_id=0e
SRAT: lapic cpu_index=0f, node_id=01, apic_id=0f
set_srat_mem: dev DOMAIN: 0000, res->index=0007 startk=00000000, sizek=00300000
set_srat_mem: dev DOMAIN: 0000, res->index=0008 startk=004e0000, sizek=00020000
set_srat_mem: dev DOMAIN: 0000, res->index=0010 startk=00000000, sizek=00000280
set_srat_mem: dev DOMAIN: 0000, res->index=0020 startk=00000300, sizek=002ffd00
set_srat_mem: dev DOMAIN: 0000, res->index=0030 startk=00400000, sizek=00100000
ACPI: added table 6/32, length now 60
ACPI:   * SLIT at b7c9e618
ACPI: added table 7/32, length now 64
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
ACPI:   * IVRS at b7c9e650
Capability: type 0x01 @ 0xc8
Capability: type 0x05 @ 0xd0
Capability: type 0x10 @ 0xe0
Capability: type 0x01 @ 0xc8
Capability: type 0x05 @ 0xd0
Capability: type 0x10 @ 0xe0
Capability: type 0x01 @ 0x40
Capability: type 0x01 @ 0x44
ACPI: added table 8/32, length now 68
ACPI:    * HPET
ACPI: added table 9/32, length now 72
ACPI:    * SRAT at b7c9e740
SRAT: lapic cpu_index=00, node_id=00, apic_id=00
SRAT: lapic cpu_index=01, node_id=00, apic_id=01
SRAT: lapic cpu_index=02, node_id=00, apic_id=02
SRAT: lapic cpu_index=03, node_id=00, apic_id=03
SRAT: lapic cpu_index=04, node_id=00, apic_id=04
SRAT: lapic cpu_index=05, node_id=00, apic_id=05
SRAT: lapic cpu_index=06, node_id=00, apic_id=06
SRAT: lapic cpu_index=07, node_id=00, apic_id=07
SRAT: lapic cpu_index=08, node_id=01, apic_id=08
SRAT: lapic cpu_index=09, node_id=01, apic_id=09
SRAT: lapic cpu_index=0a, node_id=01, apic_id=0a
SRAT: lapic cpu_index=0b, node_id=01, apic_id=0b
SRAT: lapic cpu_index=0c, node_id=01, apic_id=0c
SRAT: lapic cpu_index=0d, node_id=01, apic_id=0d
SRAT: lapic cpu_index=0e, node_id=01, apic_id=0e
SRAT: lapic cpu_index=0f, node_id=01, apic_id=0f
set_srat_mem: dev DOMAIN: 0000, res->index=0007 startk=00000000, sizek=00300000
set_srat_mem: dev DOMAIN: 0000, res->index=0008 startk=004e0000, sizek=00020000
set_srat_mem: dev DOMAIN: 0000, res->index=0010 startk=00000000, sizek=00000280
set_srat_mem: dev DOMAIN: 0000, res->index=0020 startk=00000300, sizek=002ffd00
set_srat_mem: dev DOMAIN: 0000, res->index=0030 startk=00400000, sizek=00100000
ACPI: added table 10/32, length now 76
ACPI:   * SLIT at b7c9e8e8
ACPI: added table 11/32, length now 80
ACPI: done.
ACPI tables: 18720 bytes.
smbios_write_tables: b7c89000
Root Device (ASUS KGPE-D16)
CPU_CLUSTER: 0 (AMD Family 10h/15h Root Complex)
APIC: 00 (unknown)
DOMAIN: 0000 (AMD Family 10h/15h Root Complex)
PCI: 00:18.0 (AMD Family 10h/15h Northbridge)
PCI: 00:00.0 (ATI SR5650)
PCI: 00:00.1 (ATI SR5650)
PCI: 00:00.2 (ATI SR5650)
PCI: 00:02.0 (ATI SR5650)
PCI: 00:03.0 (ATI SR5650)
PCI: 00:04.0 (ATI SR5650)
PCI: 00:05.0 (ATI SR5650)
PCI: 00:06.0 (ATI SR5650)
PCI: 00:07.0 (ATI SR5650)
PCI: 00:08.0 (ATI SR5650)
PCI: 00:09.0 (ATI SR5650)
PCI: 00:0a.0 (ATI SR5650)
PCI: 00:0b.0 (ATI SR5650)
PCI: 00:0c.0 (ATI SR5650)
PCI: 00:0d.0 (ATI SR5650)
PCI: 00:11.0 (ATI SP5100)
PCI: 00:12.0 (ATI SP5100)
PCI: 00:12.1 (ATI SP5100)
PCI: 00:12.2 (ATI SP5100)
PCI: 00:13.0 (ATI SP5100)
PCI: 00:13.1 (ATI SP5100)
PCI: 00:13.2 (ATI SP5100)
PCI: 00:14.0 (ATI SP5100)
I2C: 01:50 (unknown)
I2C: 01:51 (unknown)
I2C: 01:52 (unknown)
I2C: 01:53 (unknown)
I2C: 01:54 (unknown)
I2C: 01:55 (unknown)
I2C: 01:56 (unknown)
I2C: 01:57 (unknown)
I2C: 01:2f (Nuvoton W83795G/ADG Hardware Monitor)
PCI: 00:14.1 (ATI SP5100)
PCI: 00:14.2 (ATI SP5100)
PCI: 00:14.3 (ATI SP5100)
PNP: 002e.0 (WINBOND W83667HG-A Super I/O)
PNP: 002e.1 (WINBOND W83667HG-A Super I/O)
PNP: 002e.2 (WINBOND W83667HG-A Super I/O)
PNP: 002e.3 (WINBOND W83667HG-A Super I/O)
PNP: 002e.5 (WINBOND W83667HG-A Super I/O)
PNP: 002e.106 (WINBOND W83667HG-A Super I/O)
PNP: 002e.107 (WINBOND W83667HG-A Super I/O)
PNP: 002e.207 (WINBOND W83667HG-A Super I/O)
PNP: 002e.307 (WINBOND W83667HG-A Super I/O)
PNP: 002e.407 (WINBOND W83667HG-A Super I/O)
PNP: 002e.8 (WINBOND W83667HG-A Super I/O)
PNP: 002e.108 (WINBOND W83667HG-A Super I/O)
PNP: 002e.9 (WINBOND W83667HG-A Super I/O)
PNP: 002e.109 (WINBOND W83667HG-A Super I/O)
PNP: 002e.209 (WINBOND W83667HG-A Super I/O)
PNP: 002e.309 (WINBOND W83667HG-A Super I/O)
PNP: 002e.a (WINBOND W83667HG-A Super I/O)
PNP: 002e.b (WINBOND W83667HG-A Super I/O)
PNP: 002e.c (WINBOND W83667HG-A Super I/O)
PNP: 002e.d (WINBOND W83667HG-A Super I/O)
PNP: 002e.f (WINBOND W83667HG-A Super I/O)
PNP: 004e.0 (unknown)
PCI: 00:14.4 (ATI SP5100)
PCI: 08:01.0 (ATI SP5100)
PCI: 08:02.0 (ATI SP5100)
PCI: 08:03.0 (ATI SP5100)
PCI: 00:14.5 (ATI SP5100)
PCI: 00:18.1 (AMD Family 10h/15h Northbridge)
PCI: 00:18.2 (AMD Family 10h/15h Northbridge)
PCI: 00:18.3 (AMD Family 10h/15h Northbridge)
PCI: 00:18.4 (AMD Family 10h/15h Northbridge)
PCI: 00:18.5 (AMD Family 10h/15h Northbridge)
PCI: 00:19.0 (AMD Family 10h/15h Northbridge)
PCI: 00:19.1 (AMD Family 10h/15h Northbridge)
PCI: 00:19.2 (AMD Family 10h/15h Northbridge)
PCI: 00:19.3 (AMD Family 10h/15h Northbridge)
PCI: 00:19.4 (AMD Family 10h/15h Northbridge)
PCI: 00:19.5 (AMD Family 10h/15h Northbridge)
PCI: 00:1a.0 (AMD Family 10h/15h Northbridge)
PCI: 00:1a.1 (AMD Family 10h/15h Northbridge)
PCI: 00:1a.2 (AMD Family 10h/15h Northbridge)
PCI: 00:1a.3 (AMD Family 10h/15h Northbridge)
PCI: 00:1a.4 (AMD Family 10h/15h Northbridge)
PCI: 00:1a.5 (AMD Family 10h/15h Northbridge)
PCI: 00:1b.0 (AMD Family 10h/15h Northbridge)
PCI: 00:1b.1 (AMD Family 10h/15h Northbridge)
PCI: 00:1b.2 (AMD Family 10h/15h Northbridge)
PCI: 00:1b.3 (AMD Family 10h/15h Northbridge)
PCI: 00:1b.4 (AMD Family 10h/15h Northbridge)
PCI: 00:1b.5 (AMD Family 10h/15h Northbridge)
APIC: 01 (unknown)
APIC: 02 (unknown)
APIC: 03 (unknown)
APIC: 04 (unknown)
APIC: 05 (unknown)
APIC: 06 (unknown)
APIC: 07 (unknown)
APIC: 08 (unknown)
APIC: 09 (unknown)
APIC: 0a (unknown)
APIC: 0b (unknown)
APIC: 0c (unknown)
APIC: 0d (unknown)
APIC: 0e (unknown)
APIC: 0f (unknown)
PCI: 03:00.0 (unknown)
PCI: 04:00.0 (unknown)
SMBIOS tables: 450 bytes.
Writing table forward entry at 0x00000500
Wrote coreboot table at: 00000500, 0x10 bytes, checksum 4812
Writing coreboot table at 0xb7cc0000
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
 0. 0000000000000000-0000000000000fff: CONFIGURATION TABLES
 1. 0000000000001000-000000000009ffff: RAM
 2. 00000000000a0000-00000000000bffff: RESERVED
 3. 00000000000c0000-00000000b7c88fff: RAM
 4. 00000000b7c89000-00000000b7ffffff: CONFIGURATION TABLES
 5. 00000000b8000000-00000000bfffffff: RAM
 6. 00000000c0000000-00000000cfffffff: RESERVED
 7. 00000000fcb00000-00000000fcb03fff: RESERVED
 8. 00000000feb00000-00000000feb00fff: RESERVED
 9. 00000000fec00000-00000000fec00fff: RESERVED
10. 00000000fed00000-00000000fed00fff: RESERVED
11. 0000000100000000-0000000137ffffff: RAM
12. 0000000138000000-000000013fffffff: RESERVED
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
FMAP: Found "FLASH" version 1.1 at 0.
FMAP: base = ffe00000 size = 200000 #areas = 3
Wrote coreboot table at: b7cc0000, 0x11d4 bytes, checksum 26d4
coreboot table: 4588 bytes.
IMD ROOT    0. b7fff000 00001000
IMD SMALL   1. b7ffe000 00001000
CAR GLOBALS 2. b7ff3000 0000a6c0
CONSOLE     3. b7fd3000 00020000
AMDMEM INFO 4. b7fc9000 000093fc
ACPI RESUME 5. b7cc8000 00301000
COREBOOT    6. b7cc0000 00008000
IRQ TABLE   7. b7cbf000 00001000
SMP TABLE   8. b7cbe000 00001000
ACPI        9. b7c9a000 00024000
TCPA LOG   10. b7c8a000 00010000
SMBIOS     11. b7c89000 00000800
IMD small region:
  IMD ROOT    0. b7ffec00 00000400
  ROMSTAGE    1. b7ffebe0 00000004
  GDT         2. b7ffe9e0 00000200
Writing AMD DCT configuration to Flash
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 's3nv'
CBFS: Found @ offset 2fec0 size 10000
Manufacturer: ef
SF: Detected W25Q16 with sector size 0x1000, total 0x200000
SF: Successfully erased 32768 bytes @ 0x38000
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 2a840 size e88
BS: BS_WRITE_TABLES times (us): entry 0 run 1409543 exit 0
POST: 0x7a
CBFS: 'Master Header Locator' located CBFS at [100:1fffc0)
CBFS: Locating 'fallback/payload'
CBFS: Found @ offset 559c0 size 868b7
Loading segment from ROM address 0xffe55af8
  code (compression=1)
  New segment dstaddr 0x8200 memsize 0x17710 srcaddr 0xffe55b4c filesize 0x83db
Loading segment from ROM address 0xffe55b14
  code (compression=1)
  New segment dstaddr 0x100000 memsize 0x1eccf4 srcaddr 0xffe5df27 filesize 0x7e488
Loading segment from ROM address 0xffe55b30
  Entry Point 0x00008200
Bounce Buffer at bfcfa000, 3166212 bytes
Loading Segment: addr: 0x0000000000008200 memsz: 0x0000000000017710 filesz: 0x00000000000083db
lb: [0x0000000000100000, 0x0000000000218310)
Post relocation: addr: 0x0000000000008200 memsz: 0x0000000000017710 filesz: 0x00000000000083db
using LZMA
[ 0x00008200, 00017fd3, 0x0001f910) <- ffe55b4c
Clearing Segment: addr: 0x0000000000017fd3 memsz: 0x000000000000793d
dest 00008200, end 0001f910, bouncebuffer bfcfa000
Loading Segment: addr: 0x0000000000100000 memsz: 0x00000000001eccf4 filesz: 0x000000000007e488
lb: [0x0000000000100000, 0x0000000000218310)
segment: [0x0000000000100000, 0x000000000017e488, 0x00000000002eccf4)
 bounce: [0x00000000bfcfa000, 0x00000000bfd78488, 0x00000000bfee6cf4)
Post relocation: addr: 0x00000000bfcfa000 memsz: 0x00000000001eccf4 filesz: 0x000000000007e488
using LZMA
[ 0xbfcfa000, bfee6cf4, 0xbfee6cf4) <- ffe5df27
dest bfcfa000, end bfee6cf4, bouncebuffer bfcfa000
move suffix around: from bfe12310, to 218310, amount: d49e4
Loaded segments
BS: BS_PAYLOAD_LOAD times (us): entry 0 run 319635 exit 0
POST: 0x7b
Jumping to boot code at 00008200(b7cc0000)
POST: 0xf8
CPU0: stack: 00152000 - 00153000, lowest used address 001529e0, stack used: 1568 bytes
entry    = 0x00008200
lb_start = 0x00100000
lb_size  = 0x00118310
buffer   = 0xbfcfa000
error: no suitable video mode found.
error: file `/boot/grub/layouts/usqwerty.gkb' not found.
GNU GRUB  version 2.02~beta3

+----------------------------------------------------------------------------+||||||||||||||||||||||||+----------------------------------------------------------------------------+     Use the ^ and v keys to select which entry is highlighted.          
      Press enter to boot the selected OS, `e' to edit the commands       
      before booting or `c' for a command-line.                            *Load Operating System (incl. fully encrypted disks)  [o]                    Search ISOLINUX menu (AHCI)  [a]                                            Search ISOLINUX menu (USB)  [u]                                             Search ISOLINUX menu (CD/DVD)  [d]                                          Load test configuration (grubtest.cfg) inside of CBFS  [t]                  Search for GRUB2 configuration on external media  [s]                       Poweroff  [p]                                                               Reboot  [r]                                                                                                                                                                                                                                                                                                                                                                                    The highlighted entry will be executed automatically in 1s.                    The highlighted entry will be executed automatically in 0s.                   Booting `Load Operating System (incl. fully encrypted disks)  [o]'

error: file `/boot/grub/fonts/unicode.pf2' not found.
error: no suitable video mode found.
GNU GRUB  version 2.02~beta3

+----------------------------------------------------------------------------+||||||||||||||||||||||+----------------------------------------------------------------------------+     Use the ^ and v keys to select which entry is highlighted.          
      Press enter to boot the selected OS, `e' to edit the commands       
      before booting or `c' for a command-line. ESC to return             
      previous menu.                                                       *Debian GNU/Linux                                                            Advanced options for Debian GNU/Linux                                       Memory test (memtest86+)                                                    Memory test (memtest86+, serial console 115200)                             Memory test (memtest86+, experimental multiboot)                            Memory test (memtest86+, serial console 115200, experimental multiboot)                                                                                                                                                                                                                                                                                                                                                                                                    The highlighted entry will be executed automatically in 5s.                                                                                                                                                                                Debian GNU/Linux                                                           *Advanced options for Debian GNU/Linux                                       Advanced options for Debian GNU/Linux                                      *Memory test (memtest86+)                                                    Memory test (memtest86+)                                                   *Advanced options for Debian GNU/Linux                                       Advanced options for Debian GNU/Linux                                      *Debian GNU/Linux                                                           Loading Linux 4.8.0-0.bpo.2-amd64 ...
Loading initial ramdisk ...


More information about the coreboot mailing list