[coreboot] SPI Flash Writeprotect

John Lewis jlewis at johnlewis.ie
Mon Feb 27 10:38:08 CET 2017


Hi Naveed,

It's probably the MRC cache or something like that, which IIRC you can
disable. Whether there is also something else writing to the chip from
coreboot I'm not 100% but others will chime in on that, I'm sure.

Kind Regards,

John.


On 27/02/17 08:15, Naveed Ghori wrote:
>
> Hi all,
>
> Does Coreboot write to the flash chip it resides on? Can this be disabled?
>
> Verify of the SPI bios chip fails once the unit has booted up at least
> once.
>
>  
>
> Best Regards,
>
> Naveed
>
> *Naveed Ghori* | Lead Firmware & Driver Engineer
> *DTI Group Ltd* | Transit Security & Surveillance
>
> 31 Affleck Road, Perth Airport, Western Australia 6105, Australia
> P +61 8 9373 2905,151 | F +61 8 9479 1190 | naveed.ghori at dti.com.au
> <mailto:naveed.ghori at dti.com.au>
>
> Visit our website  www.dti.com.au <http://www.dti.com.au>
> The information contained in this email is confidential. If you
> receive this email in error, please inform DTI Group Ltd via the above
> contact details. If you are not the intended recipient, you may not
> use or disclose the information contained in this email or attachments.
>
>
>

-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20170227/8c032c47/attachment.html>


More information about the coreboot mailing list