[coreboot] Can't disable CONFIG_ENABLE_FSP_FAST_BOOT flag on Intel Baytrail platform

Naveed Ghori naveed.ghori at dti.com.au
Wed Dec 13 09:27:01 CET 2017


Nico,
I faced this same thing earlier I believe.
The reason I disabled it was to stop coreboot from writing to the flash chip. I was advised to turn off CONFIG_ENABLE_FSP_FAST_BOOT and this worked for the flash but had this side affect.

Garrett, Are you disabling it for the same reason?

Regards,
Naveed

-----Original Message-----
From: coreboot [mailto:coreboot-bounces at coreboot.org] On Behalf Of Nico Huber
Sent: Wednesday, 13 December 2017 2:12 AM
To: GARRETT DOORENBOS; coreboot at coreboot.org
Subject: Re: [coreboot] Can't disable CONFIG_ENABLE_FSP_FAST_BOOT flag on Intel Baytrail platform

Hello Garrett,

On 11.12.2017 18:16, GARRETT DOORENBOS wrote:
> I'm running coreboot on an Intel Atom Bay Trail based platform. When I 
> turn off the CONFIG_ENABLE_FSP_FAST_BOOT flag, I get stuck in the 
> Intel FSP (it never returns) after a warm boot. The only way around it 
> is a power cycle. Has anyone seen this before?

AFAICS, the Bay Trail FSP doesn't have such an option. So it might be the case that the binary always expects a non-volative cache. But that is disabled in coreboot if you disable ENABLE_FSP_FAST_BOOT (by chance).
Intel is known to present options where only one value works.

The correct solution seems to be to always `select ENABLE_MRC_CACHE` for fsp_baytrail and remove the related guards in its code. And hide ENABLE_FSP_FAST_BOOT for fsp_baytrail because it just doesn't apply.

May I ask why you want to disable fast boot?

Hope that helps,
Nico

> Hello,
> 
> 
> Thanks,
> Garrett Doorenbos
> Software Engineer - Almost Hardware
> 
> Office: 256.963.6369
> Email: 
> garrett.doorenbos at adtran.com<mailto:garrett.doorenbos at adtran.com>
> Web: 
> https://linkprotect.cudasvc.com/url?a=https://www.adtran.com&c=E,1,zia
> _2uPTk6eMKH9gxkBHCoibI9nwJEX2LFUylJISwIdygIKxKW7m9UY_xFRaUZNXqWJbsPdXa
> zGCnP8yadglsZ-8otIfNn5reQKUZwil-62tbqBxWi6O&typo=1<https://linkprotect
> .cudasvc.com/url?a=http://s.bl-1.com/h/CoY1mz9%3furl%3dhttp://www.adtr
> an.com&c=E,1,beG-szik-KkZHDBsYBUzzoYyR9r5_94FiWhrk0r_Jz7lqTwQtZS9QP3Bp
> NWye1btciSTvOOYIxQVfV-GDtWIzNVSVkhXlNoT7wIQGQEtnw,,&typo=1>
> 
> ADTRAN
> 901 Explorer Boulevard
> Huntsville, AL 35806 - USA
> 
> [ADTRAN]<https://linkprotect.cudasvc.com/url?a=http://s.bl-1.com/h/CoY
> 1mz9%3furl%3dhttp://www.adtran.com&c=E,1,ihpsTD49cQZcEW4B_7z9R-e0pweJL
> hZ2Jc7tv8TAZgScBYpApgkTONb1FlsLlksahwDapvtGPkUDoCG6M4ntljQ71glwSRSrrHL
> xu6IHzg,,&typo=1>
> 

--
coreboot mailing list: coreboot at coreboot.org
https://linkprotect.cudasvc.com/url?a=https://mail.coreboot.org/mailman/listinfo/coreboot&c=E,1,8sPT2uh_yHod8AcND0FP1z0oCyb0lpkZ10j1lO1TGpzfy-rY4qIjdF-KHnt6SjfhgvaE2BbEIKMymatJ4YixfDRNr6XH3wMPOHeueOLvj4PmGxjeUb2gpQ,,&typo=1



More information about the coreboot mailing list