[coreboot] Experiments with disabling the ME on Sandybridge x230
j.neuschaefer at gmx.net
Tue Sep 13 07:42:49 CEST 2016
On Mon, Sep 12, 2016 at 07:11:41PM +0000, Peter Stuge wrote:
> Trammell Hudson wrote:
> > What hardware probes would you recommend?
> One thing is the LPC bus. It doesn't have that much to do with the ME
> per se, but I believe it's live from reset and so has early activity.
> Another is the boot flash SPI. See what addresses get fetched.
> I don't have a concrete tool to recommend, I am developing one, but
> for the immediate term what you can buy is essentially expensive
> logic analyzers with LPC and SPI decoders. :\
If you don't need real-time operation, you can use any fast enough logic
analyzer and sigrok (http://sigrok.org/wiki/Main_Page). It supports SPI
decoding in software.
-------------- next part --------------
A non-text attachment was scrubbed...
Size: 819 bytes
Desc: not available
More information about the coreboot