[coreboot] POST Code 0x24 and 0x2F

Riko Ho antonius.riko at gmail.com
Mon Oct 24 04:48:33 CEST 2016


Everyone,

I got chat with idwer this noon and
my CPU model : 4
Model name : Intel (R) Pentium (R) 4 CPU 3.00 GHz x 2

I got 0x24 and 0x2F on cache_as_ram_ht.inc ...

so it stopped at before_romstage:

and loop again to
movl $1,%eax,
What do you reckon to find out what wrong with it ?

Have a look on the chat below :

[10:35] <bianchi> CPU family : 15 x 2
[10:35] <bianchi> model : 4
[10:35] <bianchi> model name : Intel (R) Pentium (R) 4 CPU 3.00 GHz x 2
[10:35] <bianchi> idwer : from here, where do we go ?
[10:38] * piccaruse (~piccaruse at h-64-105.a465.priv.bahnhof.se) Quit
(Ping timeout: 256 seconds)
[10:39] * arescorpio (~arescorpi at 152.171.91.145) has joined #coreboot
[10:39] <bianchi> the code stopped here : before_romstage:
[10:39] <bianchi>     post_code(0x2f) ...and return to
[10:39] <bianchi> post_code(0x24)
[10:39] <bianchi>     movl    $1, %eax
[10:40] <bianchi> around cache memory initialization..
[10:40] <idwer> model 4
[10:40] <idwer> so model_f4x
[10:40] <bianchi> yup
[10:41] <idwer> I have no idea :(
[10:41] <bianchi> that's allright...neither do I :(
[10:41] <bianchi> may be someone else does...
[10:41] <idwer> LGA774/Kconfig shows 'select CPU_INTEL_MODEL_F4X'
[10:42] <idwer> well can you post your findings to the mailinglist
[10:42] <bianchi> it's LGA775 ...
[10:42] <bianchi> this chat ?
[10:42] <bianchi> ok...not a problem..

Cheers



More information about the coreboot mailing list