[coreboot] Microcode question ?

[Vasilief]

On 10/19/2016 09:49 AM, Timothy Pearson wrote:
> -----BEGIN PGP SIGNED MESSAGE-----
> Hash: SHA1
>
> On 10/19/2016 11:34 AM, Vasilief wrote:
>> On 10/18/2016 10:31 AM, Stefan Reinauer wrote:
>>> * Riko Ho <antonius.riko at gmail.com> [161017 02:18]:
>>>> Is it ok if I'm not including microcode updates ?
>>>
>>> It might, or might not. On the i945/946 it probably is ok. A lot of
>>> modern CPUs can't boot successfully anymore without loading microcode.
>>
>> Most modern ARM, MIPS, and AVR CPUs can.
>>
>
> ARM does not have the concept of microcode, except for possibly a couple
> of derivatives (Tegra, ?)

Confusion I suspected is many many chips not x86, where microcode most 
relevant. In fact, with all little processor everywhere, x86 only little 
part, and not "most". I see you and Ron very effective at make this clear.

Vasilief


> - --
> Timothy Pearson
> Raptor Engineering
> +1 (415) 727-8645 (direct line)
> +1 (512) 690-0200 (switchboard)
> https://www.raptorengineering.com
> -----BEGIN PGP SIGNATURE-----
> Version: GnuPG v1.4.11 (GNU/Linux)
> Comment: Using GnuPG with Mozilla - http://enigmail.mozdev.org/
>
> iQEcBAEBAgAGBQJYB6QJAAoJEK+E3vEXDOFbjscIAIbEH8hCKMTgLpw6lqJT+qSE
> cB2utOiTQw2l0iWZ08LGxBf9CIg3tqzS+YTMsf7mpKyqJ2CHQrNrLtKUiNdlwZzL
> YWunASQ3KTmJskqIkFXP/m+kT1AWmI3DhEfXqm8fFtzpwf1sqVdK/MZev+vldDMb
> Zx0FG0dBEa3vgGY1JoD9E4yToNrSbzuwEaT9JtmIQyqp9aYS/RZEqmnIvVgFiq5c
> X00XSFVQ9GuiqGFUdIbAj9AyNiU/JIEhp85oxOGFsTF8WR4mWmt/YkE4nn2lJiCj
> +5mqAWepIE6jLxP/m+qSany1MQviLs3X+fsaFVfNX36jDBvG3QQMyrLSGV1Tskg=
> =x1Q8
> -----END PGP SIGNATURE-----
>