[coreboot] Building Intel SoC Apollo Lake with DDR3L+PMIC
PG W
wmorris102668 at gmail.com
Tue Oct 11 10:20:28 CEST 2016
Hi Andrey,
thank you for your reply.
I have done as you instructed, but there will be an error message as
follows:
============================
Built intel/apollolake_rvp (Apollolake RVP)
E: Image does not contain BPDT!!
E: build/util/cbfstool/ifwitool: ifwi parsing failed
src/soc/intel/apollolake/Makefile.inc:118: recipe for target 'files_added'
failed
make: *** [files_added] Error 1
=============================
If I want to build an APL 8MB BIOS need to prepare what the necessary
components?
Thanks in advance for your help!!!
Regards,
Morris
2016-09-22 22:09 GMT+08:00 Andrey Petrov <andrey.petrov at intel.com>:
> Hi,
>
> On 09/22/2016 03:45 AM, morris.wang wrote:
>
> Hello,
>
> I am building coreboot image for Apollo Lake.
> My designed mainboard comes with DDR3L SODIMMs + PMIC.
>
> To my knowledge,
> RVP1 board is for DDR3L SODIMMs and discrete VRs.
> RVP2 board is for LPDDR3 and PMIC.
>
> If I selected under coreboot configuration:
> Mainboard --> Mainboard vendor (Intel)
> Mainboard model (Apollolake DDR3 RVP1)
>
> How to modify VR type from Discrete to PMIC???
>
> You need to re-generate IFWI image and the descriptor with Intel-provided
> FIT tool.
> Then you need to reference them with CONFIG_IFWI_FILE_NAME and
> CONFIG_IFD_BIN_PATH
>
> Best,
> Andrey
>
> --
> coreboot mailing list: coreboot at coreboot.org
> https://www.coreboot.org/mailman/listinfo/coreboot
>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20161011/fdbf0c27/attachment.html>
More information about the coreboot
mailing list