[coreboot] GPIO configuration in coreboot

[Samuthira Pandian T]

Hi Team,

We need to configure two GPIO pins as output mode and toggle it in romstage(romstage.c) and ramstage (mainboard.c). Currently we are using below function calls to toggle the gpio, but it is not working.

GPIO Pin Number : 59

romstage.c
----------
configure_score_gpio(59, PAD_FUNC0 | PAD_PULL_UP | PAD_PU_10K, PAD_VAL_OUTPUT | PAD_VAL_LOW);

write_score_gpio(59, PAD_VAL_LOW);

printk(BIOS_NOTICE, "gpio status : %d\n", read_score_gpio(59));              // output : gpio status : 0

write_score_gpio(59, PAD_VAL_HIGH);

printk(BIOS_NOTICE, "gpio status : %d\n", read_score_gpio(59));               // output : gpio status : 0

We are getting gpio status as "0" for the both the function calls.

Kindly give us your input for the same.

Regards,
Samuthria
"DISCLAIMER: This message is proprietary to Aricent and is intended solely for the use of the individual to whom it is addressed. It may contain privileged or confidential information and should not be circulated or used for any purpose other than for what it is intended. If you have received this message in error, please notify the originator immediately. If you are not the intended recipient, you are notified that you are strictly prohibited from using, copying, altering, or disclosing the contents of this message. Aricent accepts no responsibility for loss or damage arising from the use of the information transmitted by this email including damage from virus."
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20161005/97a8a5b8/attachment.html>