[coreboot] Question about Intel's documentation notations

WANG FEI wangfei.jimei at gmail.com
Mon May 9 18:59:56 CEST 2016


xxH - xx means these two numbers could be a hex number from 00 - FF, which
is depend on the SoC/processors.

On Mon, May 9, 2016 at 4:25 PM, Rafael Machado <
rafaelrodrigues.machado at gmail.com> wrote:

> Make sense. Now I saw the notes. Stupid question, sorry.
>
> That about the *xx*H ?
>
> Thanks for the fast response.
> Rafael
>
> Em seg, 9 de mai de 2016 às 12:23, ron minnich <rminnich at gmail.com>
> escreveu:
>
>> H means hex, they do that instead of 0x.
>> 2 is footnote 2.
>>
>> The whole H thing goes back 45 years or so and was a failure of vision,
>> AH is a register name and a constant. As are bc, ch, and dh. oops.
>>
>> ron
>> On Mon, May 9, 2016 at 8:19 AM Rafael Machado <
>> rafaelrodrigues.machado at gmail.com> wrote:
>>
>>> Hi everyone
>>>
>>> I'm taking a look at the Intel developers guide and there is a notation
>>> there that I didn't understand.
>>>
>>> [image: pasted1]
>>>
>>> Since there are several guys with more experience here, probably someone
>>> can help me. This is the table with the default values of the registers
>>> after a system reset, from Intel Developers Guide, page 2285.
>>>
>>> That does the "H2" means at the attached picture ?
>>> And what toes the xxH3 means too ?
>>>
>>> Thanks and Regards
>>> Rafael R. Machado
>>>
>>>
>>> --
>>> coreboot mailing list: coreboot at coreboot.org
>>> https://www.coreboot.org/mailman/listinfo/coreboot
>>
>>
> --
> coreboot mailing list: coreboot at coreboot.org
> https://www.coreboot.org/mailman/listinfo/coreboot
>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20160509/6f042e8d/attachment.html>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: pasted1
Type: image/png
Size: 59214 bytes
Desc: not available
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20160509/6f042e8d/attachment.png>


More information about the coreboot mailing list