[coreboot] Unable to build coreboot with Intel FSP debug binary on BayleyBay

[Kathappan E]

Hi Aaron/Zoran,



Thank you for your inputs.



After adjusting FSP_LOC Kconfig (Intel FSP Binary location in CBFS in menuconfig) variable as it is configured in FSP binary, coreboot is getting build with debug FSP binary.



I see the base location of FSP binary using BCT tool as below.



Release FSP Binary (BAYTRAIL_FSP_GOLD_004_22-MAY-2015.fd)  ==> 0xFFFC0000

Debug FSP Binary (BAYTRAIL_FSP_GOLD_004_22-MAY-2015_DEBUG.fd) ==> 0xFFFB0000



Thanks,

Kathappan



-----Original Message-----
From: Aaron Durbin [mailto:adurbin at google.com]
Sent: 06 May 2016 19:47
To: Kathappan E <Kathappan.E at LntTechservices.com>
Cc: coreboot at coreboot.org
Subject: Re: [coreboot] Unable to build coreboot with Intel FSP debug binary on BayleyBay



On Fri, May 6, 2016 at 12:39 AM, Kathappan E <Kathappan.E at lnttechservices.com<mailto:Kathappan.E at lnttechservices.com>> wrote:

> Hi all,

>

>

>

> I am able to build Coreboot with FSP Baytrail release

> binary(BAYTRAIL_FSP_GOLD_004_22-MAY-2015.fd).

>

>

>

> But I am unable to build with FSP Baytrail debug binary

> (BAYTRAIL_FSP_GOLD_004_22-MAY-2015_DEBUG.fd) and it throws the below

> error says that binary size is large and fails to add into image.

>

>

>

> The sections containing CBFSes are: COREBOOT

>

> Performing operation on 'COREBOOT' region...

>

> Created CBFS (capacity = 2096856 bytes)

>

> Performing operation on 'COREBOOT' region...

>

> Performing operation on 'COREBOOT' region...

>

>     CBFS       fsp.bin

>

> Performing operation on 'COREBOOT' region...

>

> E: Not enough space for content.

>

> E: Could not add [fsp, 294912 bytes (288 KB)@0x1bff00]; too big?

>

> E: Failed to add '../intel/fsp/baytrail/BAYTRAIL_FSP_D.fd' into ROM image.

>

> E: Failed while operating on 'COREBOOT' region!

>

> E: The image will be left unmodified.

>

> make: *** [build/coreboot.pre] Error 1

>

>

>

> Can you please anyone help me on this?

>



You likely need to adjust the FSP_LOC kconfig variable to match the debug FSP binary. Most likely the debug binary is large and not linked at the same address which in this case breaks building because there's not enough flash space.



>

>

> Thanks in advance,

>

> Kathappan

>

> L&T Technology Services Ltd

>

> www.LntTechservices.com<http://www.LntTechservices.com>

>

> This Email may contain confidential or privileged information for the

> intended recipient (s). If you are not the intended recipient, please

> do not use or disseminate the information, notify the sender and

> delete it from your system.

>

>

> --

> coreboot mailing list: coreboot at coreboot.org<mailto:coreboot at coreboot.org>

> https://www.coreboot.org/mailman/listinfo/coreboot

L&T Technology Services Ltd

www.LntTechservices.com<http://www.lnttechservices.com/>

This Email may contain confidential or privileged information for the intended recipient (s). If you are not the intended recipient, please do not use or disseminate the information, notify the sender and delete it from your system.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20160509/5977645f/attachment.html>