[coreboot] CPU Turbo [KGPE-D16]
Taiidan at gmx.com
Taiidan at gmx.com
Sat Dec 17 02:13:02 CET 2016
y'all helpful as always >:D
On 12/12/2016 03:00 PM, Timothy Pearson wrote:
> -----BEGIN PGP SIGNED MESSAGE-----
> Hash: SHA1
> On 12/11/2016 07:52 PM, Taiidan at gmx.com wrote:
>> Thanks! helpful as always >:D
>> Yes c states and cc6 states are enabled, 1 or 2 cores can get up to
>> around 100mhz or so less than turbo 2 however I cannot get the whole
>> advertised 8 or even 4 (i get max around 2.5ghz as reported by "cpupower
>> monitor" ), my temp is 35C with full load cpu usage and my fans nearly
>> off (tower cooler) so I don't think that could be the issue.
> Interesting. Are these the results of the turbostat program? What does
> powertop show in the idle stats?
Powertop, around 96-98% or so.
Turbostat doesn't show turbo frequencies for some reason under tsc_mhz,
and average cpu freq is lower than wcpupower monitor reports.
With a single 100% cpu thread I can get to 3ghz (still a little short),
however with every thread I add the clock speed goes slightly down.
Is there a way to view and force c-states? I tried using
turionpowercontrol but it didn't work, the cpu simply clocked up again
and it only has a max cstate and not a min cstate option.
I am curious is there a way to disable the second half of the 16 core
CPU optys in coreboot?
>> - Do mismatched cpus work at their native clock speeds? What would
>> happen if I inserted for instance a 6220 in to the second cpu socket.
> Yes, they should work at the native clocks. Don't even try mixing
> different generations of Opteron even with the same socket, it won't
> work, but a minor clock difference shouldn't be a problem in the same
> overall family (e.g. mixing an 82xx with an 82yy should be OK).
I see, thanks!
> - --
> Timothy Pearson
> Raptor Engineering
> +1 (415) 727-8645 (direct line)
> +1 (512) 690-0200 (switchboard)
> -----BEGIN PGP SIGNATURE-----
> Version: GnuPG v1
> Comment: Using GnuPG with Mozilla - http://enigmail.mozdev.org/
> -----END PGP SIGNATURE-----
More information about the coreboot