[coreboot] Linux kernel hangs
Iru Cai
mytbk920423 at gmail.com
Tue Oct 27 16:21:30 CET 2015
Hi,
I'm testing the Lenovo T420 port[1]. After I saw some commits on
Sandy/Ivy RAM init and native graphics init code, I asked Nicolas
Reinecke to rebase and update the code. After I flashed the new
firmware, coreboot runs fine and boot to GRUB payload. However, Linux
kernel hanged and could not boot. I think there must be something
wrong with some of the upstream commits.
[1] http://review.coreboot.org/#/c/11765/
Iru Cai
-------------- next part --------------
USB
coreboot-4.1-855-gc584a7c Mon Oct 26 20:01:31 UTC 2015 romstage starting...
Setting up static southbridge registers... done.
Disabling Watchdog reboot... done.
Setting up static northbridge registers... done.
Initializing Graphics...
CBFS @ 700000 size ff440
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 59c0 size 7cc
Back from sandybridge_early_initialization()
SMBus controller enabled.
CPU id(206a7): Intel(R) Core(TM) i5-2520M CPU @ 2.50GHz
AES supported, TXT supported, VT supported
PCH type: QM67, device id: 1c4f, rev id 5
Intel ME early init
Intel ME firmware is ready
ME: Requested 32MB UMA
Starting native Platform init
Row addr bits : 15
Column addr bits : 10
Number of ranks : 2
DIMM Capacity : 4096 MB
CAS latencies : 5 6 7 8 9
tCKmin : 1.500 ns
tAAmin : 13.125 ns
tWRmin : 15.000 ns
tRCDmin : 13.125 ns
tRRDmin : 6.000 ns
tRPmin : 13.125 ns
tRASmin : 36.000 ns
tRCmin : 49.125 ns
tRFCmin : 160.000 ns
tWTRmin : 7.500 ns
tRTPmin : 7.500 ns
tFAWmin : 30.000 ns
rankmap[0] = 0x3
PLL busy...done
MCU frequency is set at : 666 MHz
Selected DRAM frequency: 666 MHz
Minimum CAS latency : 9T
Selected CAS latency : 9T
Selected CWL latency : 7T
Selected tRCD : 9T
Selected tRP : 9T
Selected tRAS : 24T
Selected tWR : 10T
Selected tFAW : 20T
Selected tRRD : 4T
Selected tRTP : 5T
Selected tWTR : 5T
Selected tRFC : 107T
[c14] = 3000000
[320c] = 4024000
[d14] = 0
[330c] = 4000
[4000] = 187999
[4004] = ca145454
[400c] = a0690
[4298] = 5a6b1450
[42a4] = 41f97200
[4400] = 187999
[4404] = ca145454
[440c] = a0690
[4698] = 5a6b1450
[46a4] = 41f97200
Done dimm mapping
PCI:[a0] = 0
PCI:[a4] = 1
PCI:[bc] = c2a00000
PCI:[a8] = 3b600000
PCI:[ac] = 1
PCI:[b8] = c0000000
PCI:[b0] = c0a00000
PCI:[b4] = c0800000
PCI:[7c] = 7f
PCI:[70] = fe000000
PCI:[74] = 0
PCI:[78] = fe000c00
Done memory map
RCOMP...done
COMP2 done
COMP1 done
FORCE RCOMP and wait 20us...done
Done io registers
Done jedec reset
Done MRS commands
High adjust 0:0000ffffffffffff
High adjust 1:0000ffffffffffff
High adjust 2:0000ffffffffffff
High adjust 3:0000ffffffffffff
High adjust 4:00000000ffffffff
High adjust 5:0000ffffffffffff
High adjust 6:00000000ffffffff
High adjust 7:00000000ffffffff
High adjust 0:0000ffffffffffff
High adjust 1:0000ffffffffffff
High adjust 2:0000ffffffffffff
High adjust 3:0000ffffffffffff
High adjust 4:00000000ffffffff
High adjust 5:0000ffffffffffff
High adjust 6:00000000ffffffff
High adjust 7:00000000ffffffff
t123: 1912, 9120, 500
ME: FW Partition Table : OK
ME: Bringup Loader Failure : NO
ME: Firmware Init Complete : NO
ME: Manufacturing Mode : NO
ME: Boot Options Present : NO
ME: Update In Progress : NO
ME: Current Working State : Normal
ME: Current Operation State : Bring up
ME: Current Operation Mode : Normal
ME: Error Code : No Error
ME: Progress Phase : BUP Phase
ME: Power Management Event : Clean Moff->Mx wake
ME: Progress Phase State : 0x4e
ME: FWS2: 0x104e0006
ME: Bist in progress: 0x0
ME: ICC Status : 0x3
ME: Invoke MEBx : 0x0
ME: CPU replaced : 0x0
ME: MBP ready : 0x0
ME: MFS failure : 0x0
ME: Warm reset req : 0x0
ME: CPU repl valid : 0x0
ME: (Reserved) : 0x0
ME: FW update req : 0x0
ME: (Reserved) : 0x0
ME: Current state : 0x4e
ME: Current PM event: 0x0
ME: Progress code : 0x1
Waited long enough, or CPU was not replaced, continue...
PASSED! Tell ME that DRAM is ready
ME: FWS2: 0x10500006
ME: Bist in progress: 0x0
ME: ICC Status : 0x3
ME: Invoke MEBx : 0x0
ME: CPU replaced : 0x0
ME: MBP ready : 0x0
ME: MFS failure : 0x0
ME: Warm reset req : 0x0
ME: CPU repl valid : 0x0
ME: (Reserved) : 0x0
ME: FW update req : 0x0
ME: (Reserved) : 0x0
ME: Current state : 0x50
ME: Current PM event: 0x0
ME: Progress code : 0x1
ME: Requested BIOS Action: Continue to boot
ME: FW Partition Table : OK
ME: Bringup Loader Failure : NO
ME: Firmware Init Complete : NO
ME: Manufacturing Mode : NO
ME: Boot Options Present : NO
ME: Update In Progress : NO
ME: Current Working State : Normal
ME: Current Operation State : Bring up
ME: Current Operation Mode : Normal
ME: Error Code : No Error
ME: Progress Phase : BUP Phase
ME: Power Management Event : Clean Moff->Mx wake
ME: Progress Phase State : 0x50
memcfg DDR3 clock 1333 MHz
memcfg channel assignment: A: 0, B 1, C 2
memcfg channel[0] config (00620010):
ECC inactive
enhanced interleave mode on
rank interleave on
DIMMA 4096 MB width x8 dual rank, selected
DIMMB 0 MB width x8 single rank
memcfg channel[1] config (00000000):
ECC inactive
enhanced interleave mode off
rank interleave off
DIMMA 0 MB width x8 single rank, selected
DIMMB 0 MB width x8 single rank
CBMEM:
IMD: root @ bffff000 254 entries.
IMD: root @ bfffec00 62 entries.
Relocate MRC DATA from feffa79c to bffdd000 (1040 bytes)
CBFS provider active.
CBFS @ 700000 size ff440
CBFS: Locating 'fallback/ramstage'
CBFS: Found @ offset 41b00 size 13acd
'fallback/ramstage' located at offset: 741b38 size: 13acd
USB
coreboot-4.1-855-gc584a7c Mon Oct 26 20:01:31 UTC 2015 ramstage starting...
Moving GDT to bfffe8c0...ok
Normal boot.
BS: Entering BS_PRE_DEVICE state.
BS: Exiting BS_PRE_DEVICE state.
BS: BS_PRE_DEVICE times (us): entry 0 run 1245 exit 0
BS: Entering BS_DEV_INIT_CHIPS state.
BS: Exiting BS_DEV_INIT_CHIPS state.
BS: BS_DEV_INIT_CHIPS times (us): entry 0 run 1245 exit 0
BS: Entering BS_DEV_ENUMERATE state.
Enumerating buses...
Show all devs... Before device enumeration.
Root Device: enabled 1
CPU_CLUSTER: 0: enabled 1
APIC: 00: enabled 1
APIC: acac: enabled 0
DOMAIN: 0000: enabled 1
PCI: 00:00.0: enabled 1
PCI: 00:01.0: enabled 0
PCI: 00:02.0: enabled 1
PCI: 00:16.0: enabled 0
PCI: 00:16.1: enabled 0
PCI: 00:16.2: enabled 0
PCI: 00:16.3: enabled 0
PCI: 00:19.0: enabled 1
PCI: 00:1a.0: enabled 1
PCI: 00:1b.0: enabled 1
PCI: 00:1c.0: enabled 0
PCI: 00:1c.1: enabled 1
PCI: 00:1c.2: enabled 0
PCI: 00:1c.3: enabled 1
PCI: 00:1c.4: enabled 1
PCI: 00:00.0: enabled 1
PCI: 00:1c.5: enabled 0
PCI: 00:1c.6: enabled 0
PCI: 00:1c.7: enabled 0
PCI: 00:1d.0: enabled 1
PCI: 00:1e.0: enabled 0
PCI: 00:1f.0: enabled 1
PNP: 00ff.1: enabled 1
PNP: 0c31.0: enabled 1
PNP: 00ff.2: enabled 1
PCI: 00:1f.2: enabled 1
PCI: 00:1f.3: enabled 1
I2C: 00:54: enabled 1
I2C: 00:55: enabled 1
I2C: 00:56: enabled 1
I2C: 00:57: enabled 1
I2C: 00:5c: enabled 1
I2C: 00:5d: enabled 1
I2C: 00:5e: enabled 1
I2C: 00:5f: enabled 1
PCI: 00:1f.5: enabled 0
PCI: 00:1f.6: enabled 1
Compare with tree...
Root Device: enabled 1
CPU_CLUSTER: 0: enabled 1
APIC: 00: enabled 1
APIC: acac: enabled 0
DOMAIN: 0000: enabled 1
PCI: 00:00.0: enabled 1
PCI: 00:01.0: enabled 0
PCI: 00:02.0: enabled 1
PCI: 00:16.0: enabled 0
PCI: 00:16.1: enabled 0
PCI: 00:16.2: enabled 0
PCI: 00:16.3: enabled 0
PCI: 00:19.0: enabled 1
PCI: 00:1a.0: enabled 1
PCI: 00:1b.0: enabled 1
PCI: 00:1c.0: enabled 0
PCI: 00:1c.1: enabled 1
PCI: 00:1c.2: enabled 0
PCI: 00:1c.3: enabled 1
PCI: 00:1c.4: enabled 1
PCI: 00:00.0: enabled 1
PCI: 00:1c.5: enabled 0
PCI: 00:1c.6: enabled 0
PCI: 00:1c.7: enabled 0
PCI: 00:1d.0: enabled 1
PCI: 00:1e.0: enabled 0
PCI: 00:1f.0: enabled 1
PNP: 00ff.1: enabled 1
PNP: 0c31.0: enabled 1
PNP: 00ff.2: enabled 1
PCI: 00:1f.2: enabled 1
PCI: 00:1f.3: enabled 1
I2C: 00:54: enabled 1
I2C: 00:55: enabled 1
I2C: 00:56: enabled 1
I2C: 00:57: enabled 1
I2C: 00:5c: enabled 1
I2C: 00:5d: enabled 1
I2C: 00:5e: enabled 1
I2C: 00:5f: enabled 1
PCI: 00:1f.5: enabled 0
PCI: 00:1f.6: enabled 1
Root Device scanning...
root_dev_scan_bus for Root Device
CPU_CLUSTER: 0 enabled
DOMAIN: 0000 enabled
DOMAIN: 0000 scanning...
PCI: pci_scan_bus for bus 00
PCI: 00:00.0 [8086/0104] ops
Normal boot.
PCI: 00:00.0 [8086/0104] enabled
Capability: type 0x0d @ 0x88
Capability: type 0x01 @ 0x80
Capability: type 0x05 @ 0x90
Capability: type 0x10 @ 0xa0
Capability: type 0x0d @ 0x88
Capability: type 0x01 @ 0x80
Capability: type 0x05 @ 0x90
Capability: type 0x10 @ 0xa0
PCI: 00:01.0 subordinate bus PCI Express
PCI: 00:01.0 [8086/0101] disabled
PCI: 00:02.0 [8086/0000] ops
PCI: 00:02.0 [8086/0126] enabled
PCI: 00:04.0 [8086/0103] enabled
PCI: 00:16.0: Disabling device
PCI: 00:16.0 [8086/1c3a] ops
PCI: 00:16.0 [8086/1c3a] disabled
PCI: 00:16.1: Disabling device
PCI: 00:16.2: Disabling device
PCI: 00:16.3: Disabling device
PCI: 00:19.0 [8086/1502] enabled
PCI: 00:1a.0 [8086/0000] ops
PCI: 00:1a.0 [8086/1c2d] enabled
PCI: 00:1b.0 [8086/0000] ops
PCI: 00:1b.0 [8086/1c20] enabled
PCH: PCIe Root Port coalescing is enabled
PCI: 00:1c.0: Disabling device
PCI: 00:1c.0: check set enabled
PCH: Remap PCIe function 1 to 0
PCI: 00:1c.1 [8086/0000] bus ops
PCI: 00:1c.1 [8086/1c12] enabled
PCI: 00:1c.2: Disabling device
PCH: Remap PCIe function 3 to 0
PCI: 00:1c.3 [8086/0000] bus ops
PCI: 00:1c.3 [8086/1c16] enabled
PCH: Remap PCIe function 4 to 0
PCI: 00:1c.4 [8086/0000] bus ops
PCI: 00:1c.4 [8086/1c18] enabled
PCI: 00:1c.5: Disabling device
PCI: 00:1c.6: Disabling device
PCI: 00:1c.7: Disabling device
PCH: RPFN 0x76543210 -> 0xfed31a0c
PCH: PCIe map 1c.0 -> 1c.4
PCH: PCIe map 1c.1 -> 1c.0
PCH: PCIe map 1c.3 -> 1c.1
PCH: PCIe map 1c.4 -> 1c.3
PCI: 00:1d.0 [8086/0000] ops
PCI: 00:1d.0 [8086/1c26] enabled
PCI: 00:1e.0: Disabling device
PCI: 00:1f.0 [8086/0000] bus ops
PCI: 00:1f.0 [8086/1c4f] enabled
PCI: 00:1f.2 [8086/0000] ops
CBFS @ 700000 size ff440
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 59c0 size 7cc
PCI: 00:1f.2 [8086/1c01] enabled
PCI: 00:1f.3 [8086/0000] bus ops
PCI: 00:1f.3 [8086/1c22] enabled
PCI: 00:1f.5: Disabling device
PCI: 00:1f.6 [8086/1c24] enabled
PCI: 00:1c.0 scanning...
do_pci_scan_bridge for PCI: 00:1c.0
Capability: type 0x10 @ 0x40
Capability: type 0x09 @ 0xe0
PCI: pci_scan_bus for bus 01
PCI: 01:00.0 [8086/0000] ops
PCI: 01:00.0 [8086/0085] enabled
Capability: type 0x01 @ 0xc8
Capability: type 0x05 @ 0xd0
Capability: type 0x10 @ 0xe0
Capability: type 0x10 @ 0x40
Enabling Common Clock Configuration
ASPM: Enabled L1
PCI: 00:1c.1 scanning...
do_pci_scan_bridge for PCI: 00:1c.1
Capability: type 0x10 @ 0x40
Capability: type 0x09 @ 0xe0
PCI: pci_scan_bus for bus 02
PCI: 00:1c.3 scanning...
do_pci_scan_bridge for PCI: 00:1c.3
Capability: type 0x10 @ 0x40
Capability: type 0x09 @ 0xe0
PCI: pci_scan_bus for bus 03
PCI: 03:00.0 [1180/0000] ops
PCI: 03:00.0 [1180/e823] enabled
Capability: type 0x05 @ 0x50
Capability: type 0x01 @ 0x78
Capability: type 0x10 @ 0x80
Capability: type 0x10 @ 0x40
Enabling Common Clock Configuration
ASPM: Enabled L0s and L1
PCI: 00:1f.0 scanning...
scan_lpc_bus for PCI: 00:1f.0
CBFS @ 700000 size ff440
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 59c0 size 7cc
CBFS @ 700000 size ff440
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 59c0 size 7cc
PNP: 00ff.1 enabled
PNP: 0c31.0 enabled
recv_ec_data: 0x38
recv_ec_data: 0x33
recv_ec_data: 0x48
recv_ec_data: 0x54
recv_ec_data: 0x32
recv_ec_data: 0x37
recv_ec_data: 0x57
recv_ec_data: 0x57
recv_ec_data: 0x14
recv_ec_data: 0x03
recv_ec_data: 0x10
recv_ec_data: 0x11
EC Firmware ID 83HT27WW-3.20, Version 1.01B
CBFS @ 700000 size ff440
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 59c0 size 7cc
CBFS @ 700000 size ff440
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 59c0 size 7cc
WARNING: No CMOS option 'low_battery_beep'.
CBFS @ 700000 size ff440
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 59c0 size 7cc
recv_ec_data: 0x00
recv_ec_data: 0x10
CBFS @ 700000 size ff440
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 59c0 size 7cc
CBFS @ 700000 size ff440
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 59c0 size 7cc
recv_ec_data: 0x20
CBFS @ 700000 size ff440
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 59c0 size 7cc
recv_ec_data: 0x30
CBFS @ 700000 size ff440
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 59c0 size 7cc
recv_ec_data: 0x00
CBFS @ 700000 size ff440
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 59c0 size 7cc
recv_ec_data: 0xa7
CBFS @ 700000 size ff440
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 59c0 size 7cc
recv_ec_data: 0xe2
recv_ec_data: 0x70
PNP: 00ff.2 enabled
scan_lpc_bus for PCI: 00:1f.0 done
PCI: 00:1f.3 scanning...
scan_smbus for PCI: 00:1f.3
smbus: PCI: 00:1f.3[0]->I2C: 01:54 enabled
smbus: PCI: 00:1f.3[0]->I2C: 01:55 enabled
smbus: PCI: 00:1f.3[0]->I2C: 01:56 enabled
smbus: PCI: 00:1f.3[0]->I2C: 01:57 enabled
smbus: PCI: 00:1f.3[0]->I2C: 01:5c enabled
smbus: PCI: 00:1f.3[0]->I2C: 01:5d enabled
smbus: PCI: 00:1f.3[0]->I2C: 01:5e enabled
smbus: PCI: 00:1f.3[0]->I2C: 01:5f enabled
scan_smbus for PCI: 00:1f.3 done
root_dev_scan_bus for Root Device done
done
BS: Exiting BS_DEV_ENUMERATE state.
BS: BS_DEV_ENUMERATE times (us): entry 0 run 272488 exit 0
BS: Entering BS_DEV_RESOURCES state.
found VGA at PCI: 00:02.0
Setting up VGA for PCI: 00:02.0
Setting PCI_BRIDGE_CTL_VGA for bridge DOMAIN: 0000
Setting PCI_BRIDGE_CTL_VGA for bridge Root Device
Allocating resources...
Reading resources...
Root Device read_resources bus 0 link: 0
CPU_CLUSTER: 0 read_resources bus 0 link: 0
APIC: 00 missing read_resources
CPU_CLUSTER: 0 read_resources bus 0 link: 0 done
DOMAIN: 0000 read_resources bus 0 link: 0
Adding PCIe enhanced config space BAR 0xf0000000-0xf4000000.
PCI: 00:1a.0 EHCI BAR hook registered
PCI: 00:1c.0 read_resources bus 1 link: 0
PCI: 00:1c.0 read_resources bus 1 link: 0 done
PCI: 00:1c.1 read_resources bus 2 link: 0
PCI: 00:1c.1 read_resources bus 2 link: 0 done
PCI: 00:1c.3 read_resources bus 3 link: 0
PCI: 00:1c.3 read_resources bus 3 link: 0 done
More than one caller of pci_ehci_read_resources from PCI: 00:1d.0
PCI: 00:1f.0 read_resources bus 0 link: 0
PNP: 00ff.1 missing read_resources
PNP: 0c31.0 missing read_resources
PNP: 00ff.2 missing read_resources
PCI: 00:1f.0 read_resources bus 0 link: 0 done
PCI: 00:1f.3 read_resources bus 1 link: 0
PCI: 00:1f.3 read_resources bus 1 link: 0 done
DOMAIN: 0000 read_resources bus 0 link: 0 done
Root Device read_resources bus 0 link: 0 done
Done reading resources.
Show resources in subtree (Root Device)...After reading.
Root Device child on link 0 CPU_CLUSTER: 0
CPU_CLUSTER: 0 child on link 0 APIC: 00
APIC: 00
APIC: acac
DOMAIN: 0000 child on link 0 PCI: 00:00.0
DOMAIN: 0000 resource base 0 size 0 align 0 gran 0 limit ffff flags 40040100 index 10000000
DOMAIN: 0000 resource base 0 size 0 align 0 gran 0 limit ffffffff flags 40040200 index 10000100
PCI: 00:00.0
PCI: 00:00.0 resource base f0000000 size 4000000 align 0 gran 0 limit 0 flags e0000200 index cf
PCI: 00:01.0
PCI: 00:02.0
PCI: 00:02.0 resource base 0 size 400000 align 22 gran 22 limit ffffffffffffffff flags 201 index 10
PCI: 00:02.0 resource base 0 size 10000000 align 28 gran 28 limit ffffffffffffffff flags 1201 index 18
PCI: 00:02.0 resource base 0 size 40 align 6 gran 6 limit ffff flags 100 index 20
PCI: 00:04.0
PCI: 00:04.0 resource base 0 size 8000 align 15 gran 15 limit ffffffffffffffff flags 201 index 10
PCI: 00:16.0
PCI: 00:16.1
PCI: 00:16.2
PCI: 00:16.3
PCI: 00:19.0
PCI: 00:19.0 resource base 0 size 20000 align 17 gran 17 limit ffffffff flags 200 index 10
PCI: 00:19.0 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 14
PCI: 00:19.0 resource base 0 size 20 align 5 gran 5 limit ffff flags 100 index 18
PCI: 00:1a.0
PCI: 00:1a.0 resource base 0 size 400 align 12 gran 10 limit ffffffff flags 200 index 10
PCI: 00:1b.0
PCI: 00:1b.0 resource base 0 size 4000 align 14 gran 14 limit ffffffffffffffff flags 201 index 10
PCI: 00:1c.4
PCI: 00:1c.0 child on link 0 PCI: 01:00.0
PCI: 00:1c.0 resource base 0 size 0 align 12 gran 12 limit ffff flags 80102 index 1c
PCI: 00:1c.0 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
PCI: 00:1c.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
PCI: 01:00.0
PCI: 01:00.0 resource base 0 size 2000 align 13 gran 13 limit ffffffffffffffff flags 201 index 10
PCI: 00:1c.2
PCI: 00:1c.1
PCI: 00:1c.1 resource base 0 size 0 align 12 gran 12 limit ffff flags 80102 index 1c
PCI: 00:1c.1 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
PCI: 00:1c.1 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
PCI: 00:1c.3 child on link 0 PCI: 03:00.0
PCI: 00:1c.3 resource base 0 size 0 align 12 gran 12 limit ffff flags 80102 index 1c
PCI: 00:1c.3 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
PCI: 00:1c.3 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
PCI: 03:00.0
PCI: 03:00.0 resource base 0 size 100 align 12 gran 8 limit ffffffff flags 200 index 10
Unknown device path type: 0
Unknown device path type: 0
resource base 0 size 800000 align 22 gran 22 limit ffffffff flags 200 index 10
Unknown device path type: 0
resource base 0 size 800000 align 22 gran 22 limit ffffffff flags 1200 index 14
Unknown device path type: 0
resource base 0 size 1000 align 12 gran 12 limit ffff flags 100 index 18
PCI: 00:1c.5
PCI: 00:1c.6
PCI: 00:1c.7
PCI: 00:1d.0
PCI: 00:1d.0 resource base 0 size 400 align 12 gran 10 limit ffffffff flags 200 index 10
PCI: 00:1e.0
PCI: 00:1f.0 child on link 0 PNP: 00ff.1
PCI: 00:1f.0 resource base 0 size 1000 align 0 gran 0 limit 0 flags c0040100 index 10000000
PCI: 00:1f.0 resource base ff000000 size 1000000 align 0 gran 0 limit 0 flags c0040200 index 10000100
PCI: 00:1f.0 resource base fec00000 size 1000 align 0 gran 0 limit 0 flags c0000200 index 3
PCI: 00:1f.0 resource base 1600 size 7c align 0 gran 0 limit 0 flags c0040100 index 10000200
PCI: 00:1f.0 resource base 15e0 size c align 0 gran 0 limit 0 flags c0040100 index 10000300
PNP: 00ff.1
PNP: 00ff.1 resource base 15e0 size 10 align 5 gran 5 limit 0 flags 80000100 index 77
PNP: 0c31.0
PNP: 00ff.2
PNP: 00ff.2 resource base 62 size 0 align 0 gran 0 limit 0 flags c0000100 index 60
PNP: 00ff.2 resource base 66 size 0 align 0 gran 0 limit 0 flags c0000100 index 62
PNP: 00ff.2 resource base 1600 size 0 align 0 gran 0 limit 0 flags c0000100 index 64
PNP: 00ff.2 resource base 1604 size 0 align 0 gran 0 limit 0 flags c0000100 index 66
PCI: 00:1f.2
PCI: 00:1f.2 resource base 0 size 8 align 3 gran 3 limit ffff flags 100 index 10
PCI: 00:1f.2 resource base 0 size 4 align 2 gran 2 limit ffff flags 100 index 14
PCI: 00:1f.2 resource base 0 size 8 align 3 gran 3 limit ffff flags 100 index 18
PCI: 00:1f.2 resource base 0 size 4 align 2 gran 2 limit ffff flags 100 index 1c
PCI: 00:1f.2 resource base 0 size 20 align 5 gran 5 limit ffff flags 100 index 20
PCI: 00:1f.2 resource base 0 size 800 align 12 gran 11 limit ffffffff flags 200 index 24
PCI: 00:1f.3 child on link 0 I2C: 01:54
PCI: 00:1f.3 resource base 400 size 20 align 0 gran 0 limit 41f flags f0000100 index 20
PCI: 00:1f.3 resource base 0 size 100 align 12 gran 8 limit ffffffffffffffff flags 201 index 10
I2C: 01:54
I2C: 01:55
I2C: 01:56
I2C: 01:57
I2C: 01:5c
I2C: 01:5d
I2C: 01:5e
I2C: 01:5f
PCI: 00:1f.5
PCI: 00:1f.6
PCI: 00:1f.6 resource base 0 size 1000 align 12 gran 12 limit ffffffffffffffff flags 201 index 10
DOMAIN: 0000 io: base: 0 size: 0 align: 0 gran: 0 limit: ffff
PCI: 00:1c.0 io: base: 0 size: 0 align: 12 gran: 12 limit: ffff
PCI: 00:1c.0 io: base: 0 size: 0 align: 12 gran: 12 limit: ffff done
PCI: 00:1c.1 io: base: 0 size: 0 align: 12 gran: 12 limit: ffff
PCI: 00:1c.1 io: base: 0 size: 0 align: 12 gran: 12 limit: ffff done
PCI: 00:1c.3 io: base: 0 size: 0 align: 12 gran: 12 limit: ffff
Unknown device path type: 0
18 * [0x0 - 0xfff] io
PCI: 00:1c.3 io: base: 1000 size: 1000 align: 12 gran: 12 limit: ffff done
PCI: 00:1c.3 1c * [0x0 - 0xfff] io
PCI: 00:02.0 20 * [0x1000 - 0x103f] io
PCI: 00:19.0 18 * [0x1040 - 0x105f] io
PCI: 00:1f.2 20 * [0x1060 - 0x107f] io
PCI: 00:1f.2 10 * [0x1080 - 0x1087] io
PCI: 00:1f.2 18 * [0x1088 - 0x108f] io
PCI: 00:1f.2 14 * [0x1090 - 0x1093] io
PCI: 00:1f.2 1c * [0x1094 - 0x1097] io
DOMAIN: 0000 io: base: 1098 size: 1098 align: 12 gran: 0 limit: ffff done
DOMAIN: 0000 mem: base: 0 size: 0 align: 0 gran: 0 limit: ffffffff
PCI: 00:1c.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff
PCI: 00:1c.0 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff done
PCI: 00:1c.0 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
PCI: 01:00.0 10 * [0x0 - 0x1fff] mem
PCI: 00:1c.0 mem: base: 2000 size: 100000 align: 20 gran: 20 limit: ffffffff done
PCI: 00:1c.1 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff
PCI: 00:1c.1 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff done
PCI: 00:1c.1 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
PCI: 00:1c.1 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff done
PCI: 00:1c.3 prefmem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffffffffffff
Unknown device path type: 0
14 * [0x0 - 0x7fffff] prefmem
PCI: 00:1c.3 prefmem: base: 800000 size: 800000 align: 22 gran: 20 limit: ffffffff done
PCI: 00:1c.3 mem: base: 0 size: 0 align: 20 gran: 20 limit: ffffffff
Unknown device path type: 0
10 * [0x0 - 0x7fffff] mem
PCI: 03:00.0 10 * [0x800000 - 0x8000ff] mem
PCI: 00:1c.3 mem: base: 800100 size: 900000 align: 22 gran: 20 limit: ffffffff done
PCI: 00:02.0 18 * [0x0 - 0xfffffff] prefmem
PCI: 00:1c.3 20 * [0x10000000 - 0x108fffff] mem
PCI: 00:1c.3 24 * [0x10c00000 - 0x113fffff] prefmem
PCI: 00:02.0 10 * [0x11400000 - 0x117fffff] mem
PCI: 00:1c.0 20 * [0x11800000 - 0x118fffff] mem
PCI: 00:19.0 10 * [0x11900000 - 0x1191ffff] mem
PCI: 00:04.0 10 * [0x11920000 - 0x11927fff] mem
PCI: 00:1b.0 10 * [0x11928000 - 0x1192bfff] mem
PCI: 00:19.0 14 * [0x1192c000 - 0x1192cfff] mem
PCI: 00:1f.6 10 * [0x1192d000 - 0x1192dfff] mem
PCI: 00:1f.2 24 * [0x1192e000 - 0x1192e7ff] mem
PCI: 00:1a.0 10 * [0x1192f000 - 0x1192f3ff] mem
PCI: 00:1d.0 10 * [0x11930000 - 0x119303ff] mem
PCI: 00:1f.3 10 * [0x11931000 - 0x119310ff] mem
DOMAIN: 0000 mem: base: 11931100 size: 11931100 align: 28 gran: 0 limit: ffffffff done
avoid_fixed_resources: DOMAIN: 0000
avoid_fixed_resources:@DOMAIN: 0000 10000000 limit 0000ffff
avoid_fixed_resources:@DOMAIN: 0000 10000100 limit ffffffff
constrain_resources: PCI: 00:00.0 cf base f0000000 limit f3ffffff mem (fixed)
constrain_resources: PCI: 00:1f.0 10000000 base 00000000 limit 00000fff io (fixed)
constrain_resources: PCI: 00:1f.0 10000200 base 00001600 limit 0000167b io (fixed)
skipping PNP: 00ff.2 at 60 fixed resource, size=0!
skipping PNP: 00ff.2 at 62 fixed resource, size=0!
skipping PNP: 00ff.2 at 64 fixed resource, size=0!
skipping PNP: 00ff.2 at 66 fixed resource, size=0!
avoid_fixed_resources:@DOMAIN: 0000 10000000 base 0000167c limit 0000ffff
avoid_fixed_resources:@DOMAIN: 0000 10000100 base d0000000 limit efffffff
Setting resources...
DOMAIN: 0000 io: base:167c size:1098 align:12 gran:0 limit:ffff
PCI: 00:1c.3 1c * [0x2000 - 0x2fff] io
PCI: 00:02.0 20 * [0x3000 - 0x303f] io
PCI: 00:19.0 18 * [0x3040 - 0x305f] io
PCI: 00:1f.2 20 * [0x3060 - 0x307f] io
PCI: 00:1f.2 10 * [0x3080 - 0x3087] io
PCI: 00:1f.2 18 * [0x3088 - 0x308f] io
PCI: 00:1f.2 14 * [0x3090 - 0x3093] io
PCI: 00:1f.2 1c * [0x3094 - 0x3097] io
DOMAIN: 0000 io: next_base: 3098 size: 1098 align: 12 gran: 0 done
PCI: 00:1c.0 io: base:ffff size:0 align:12 gran:12 limit:ffff
PCI: 00:1c.0 io: next_base: ffff size: 0 align: 12 gran: 12 done
PCI: 00:1c.1 io: base:ffff size:0 align:12 gran:12 limit:ffff
PCI: 00:1c.1 io: next_base: ffff size: 0 align: 12 gran: 12 done
PCI: 00:1c.3 io: base:2000 size:1000 align:12 gran:12 limit:2fff
Unknown device path type: 0
18 * [0x2000 - 0x2fff] io
PCI: 00:1c.3 io: next_base: 3000 size: 1000 align: 12 gran: 12 done
DOMAIN: 0000 mem: base:d0000000 size:11931100 align:28 gran:0 limit:efffffff
PCI: 00:02.0 18 * [0xd0000000 - 0xdfffffff] prefmem
PCI: 00:1c.3 20 * [0xe0000000 - 0xe08fffff] mem
PCI: 00:1c.3 24 * [0xe0c00000 - 0xe13fffff] prefmem
PCI: 00:02.0 10 * [0xe1400000 - 0xe17fffff] mem
PCI: 00:1c.0 20 * [0xe1800000 - 0xe18fffff] mem
PCI: 00:19.0 10 * [0xe1900000 - 0xe191ffff] mem
PCI: 00:04.0 10 * [0xe1920000 - 0xe1927fff] mem
PCI: 00:1b.0 10 * [0xe1928000 - 0xe192bfff] mem
PCI: 00:19.0 14 * [0xe192c000 - 0xe192cfff] mem
PCI: 00:1f.6 10 * [0xe192d000 - 0xe192dfff] mem
PCI: 00:1f.2 24 * [0xe192e000 - 0xe192e7ff] mem
PCI: 00:1a.0 10 * [0xe192f000 - 0xe192f3ff] mem
PCI: 00:1d.0 10 * [0xe1930000 - 0xe19303ff] mem
PCI: 00:1f.3 10 * [0xe1931000 - 0xe19310ff] mem
DOMAIN: 0000 mem: next_base: e1931100 size: 11931100 align: 28 gran: 0 done
PCI: 00:1c.0 prefmem: base:efffffff size:0 align:20 gran:20 limit:efffffff
PCI: 00:1c.0 prefmem: next_base: efffffff size: 0 align: 20 gran: 20 done
PCI: 00:1c.0 mem: base:e1800000 size:100000 align:20 gran:20 limit:e18fffff
PCI: 01:00.0 10 * [0xe1800000 - 0xe1801fff] mem
PCI: 00:1c.0 mem: next_base: e1802000 size: 100000 align: 20 gran: 20 done
PCI: 00:1c.1 prefmem: base:efffffff size:0 align:20 gran:20 limit:efffffff
PCI: 00:1c.1 prefmem: next_base: efffffff size: 0 align: 20 gran: 20 done
PCI: 00:1c.1 mem: base:efffffff size:0 align:20 gran:20 limit:efffffff
PCI: 00:1c.1 mem: next_base: efffffff size: 0 align: 20 gran: 20 done
PCI: 00:1c.3 prefmem: base:e0c00000 size:800000 align:22 gran:20 limit:e13fffff
Unknown device path type: 0
14 * [0xe0c00000 - 0xe13fffff] prefmem
PCI: 00:1c.3 prefmem: next_base: e1400000 size: 800000 align: 22 gran: 20 done
PCI: 00:1c.3 mem: base:e0000000 size:900000 align:22 gran:20 limit:e08fffff
Unknown device path type: 0
10 * [0xe0000000 - 0xe07fffff] mem
PCI: 03:00.0 10 * [0xe0800000 - 0xe08000ff] mem
PCI: 00:1c.3 mem: next_base: e0800100 size: 900000 align: 22 gran: 20 done
Root Device assign_resources, bus 0 link: 0
TOUUD 0x13b600000 TOLUD 0xc2a00000 TOM 0x100000000
MEBASE 0xfe000000
IGD decoded, subtracting 32M UMA and 2M GTT
TSEG base 0xc0000000 size 8M
Available memory below 4GB: 3072M
Available memory above 4GB: 950M
Adding PCIe config bar base=0xf0000000 size=0x4000000
DOMAIN: 0000 assign_resources, bus 0 link: 0
PCI: 00:00.0 cf <- [0x00f0000000 - 0x00f3ffffff] size 0x04000000 gran 0x00 mem<mmconfig>
PCI: 00:02.0 10 <- [0x00e1400000 - 0x00e17fffff] size 0x00400000 gran 0x16 mem64
PCI: 00:02.0 18 <- [0x00d0000000 - 0x00dfffffff] size 0x10000000 gran 0x1c prefmem64
PCI: 00:02.0 20 <- [0x0000003000 - 0x000000303f] size 0x00000040 gran 0x06 io
PCI: 00:04.0 10 <- [0x00e1920000 - 0x00e1927fff] size 0x00008000 gran 0x0f mem64
PCI: 00:19.0 10 <- [0x00e1900000 - 0x00e191ffff] size 0x00020000 gran 0x11 mem
PCI: 00:19.0 14 <- [0x00e192c000 - 0x00e192cfff] size 0x00001000 gran 0x0c mem
PCI: 00:19.0 18 <- [0x0000003040 - 0x000000305f] size 0x00000020 gran 0x05 io
PCI: 00:1a.0 EHCI Debug Port hook triggered
PCI: 00:1a.0 10 <- [0x00e192f000 - 0x00e192f3ff] size 0x00000400 gran 0x0a mem
PCI: 00:1a.0 EHCI Debug Port relocated
PCI: 00:1b.0 10 <- [0x00e1928000 - 0x00e192bfff] size 0x00004000 gran 0x0e mem64
PCI: 00:1c.0 1c <- [0x000000ffff - 0x000000fffe] size 0x00000000 gran 0x0c bus 01 io
PCI: 00:1c.0 24 <- [0x00efffffff - 0x00effffffe] size 0x00000000 gran 0x14 bus 01 prefmem
PCI: 00:1c.0 20 <- [0x00e1800000 - 0x00e18fffff] size 0x00100000 gran 0x14 bus 01 mem
PCI: 00:1c.0 assign_resources, bus 1 link: 0
PCI: 01:00.0 10 <- [0x00e1800000 - 0x00e1801fff] size 0x00002000 gran 0x0d mem64
PCI: 00:1c.0 assign_resources, bus 1 link: 0
PCI: 00:1c.1 1c <- [0x000000ffff - 0x000000fffe] size 0x00000000 gran 0x0c bus 02 io
PCI: 00:1c.1 24 <- [0x00efffffff - 0x00effffffe] size 0x00000000 gran 0x14 bus 02 prefmem
PCI: 00:1c.1 20 <- [0x00efffffff - 0x00effffffe] size 0x00000000 gran 0x14 bus 02 mem
PCI: 00:1c.3 1c <- [0x0000002000 - 0x0000002fff] size 0x00001000 gran 0x0c bus 03 io
PCI: 00:1c.3 24 <- [0x00e0c00000 - 0x00e13fffff] size 0x00800000 gran 0x14 bus 03 prefmem
PCI: 00:1c.3 20 <- [0x00e0000000 - 0x00e08fffff] size 0x00900000 gran 0x14 bus 03 mem
PCI: 00:1c.3 assign_resources, bus 3 link: 0
PCI: 03:00.0 10 <- [0x00e0800000 - 0x00e08000ff] size 0x00000100 gran 0x08 mem
Unknown device path type: 0
missing set_resources
PCI: 00:1c.3 assign_resources, bus 3 link: 0
PCI: 00:1d.0 10 <- [0x00e1930000 - 0x00e19303ff] size 0x00000400 gran 0x0a mem
PCI: 00:1f.0 assign_resources, bus 0 link: 0
PNP: 00ff.1 missing set_resources
PNP: 00ff.2 missing set_resources
PCI: 00:1f.0 assign_resources, bus 0 link: 0
PCI: 00:1f.2 10 <- [0x0000003080 - 0x0000003087] size 0x00000008 gran 0x03 io
PCI: 00:1f.2 14 <- [0x0000003090 - 0x0000003093] size 0x00000004 gran 0x02 io
PCI: 00:1f.2 18 <- [0x0000003088 - 0x000000308f] size 0x00000008 gran 0x03 io
PCI: 00:1f.2 1c <- [0x0000003094 - 0x0000003097] size 0x00000004 gran 0x02 io
PCI: 00:1f.2 20 <- [0x0000003060 - 0x000000307f] size 0x00000020 gran 0x05 io
PCI: 00:1f.2 24 <- [0x00e192e000 - 0x00e192e7ff] size 0x00000800 gran 0x0b mem
PCI: 00:1f.3 10 <- [0x00e1931000 - 0x00e19310ff] size 0x00000100 gran 0x08 mem64
PCI: 00:1f.3 assign_resources, bus 1 link: 0
PCI: 00:1f.3 assign_resources, bus 1 link: 0
PCI: 00:1f.6 10 <- [0x00e192d000 - 0x00e192dfff] size 0x00001000 gran 0x0c mem64
DOMAIN: 0000 assign_resources, bus 0 link: 0
Root Device assign_resources, bus 0 link: 0
Done setting resources.
Show resources in subtree (Root Device)...After assigning values.
Root Device child on link 0 CPU_CLUSTER: 0
CPU_CLUSTER: 0 child on link 0 APIC: 00
APIC: 00
APIC: acac
DOMAIN: 0000 child on link 0 PCI: 00:00.0
DOMAIN: 0000 resource base 167c size 1098 align 12 gran 0 limit ffff flags 40040100 index 10000000
DOMAIN: 0000 resource base d0000000 size 11931100 align 28 gran 0 limit efffffff flags 40040200 index 10000100
DOMAIN: 0000 resource base 0 size a0000 align 0 gran 0 limit 0 flags e0004200 index 3
DOMAIN: 0000 resource base 100000 size bff00000 align 0 gran 0 limit 0 flags e0004200 index 4
DOMAIN: 0000 resource base 100000000 size 3b600000 align 0 gran 0 limit 0 flags e0004200 index 5
DOMAIN: 0000 resource base c0000000 size 2a00000 align 0 gran 0 limit 0 flags f0000200 index 6
DOMAIN: 0000 resource base f0000000 size 4000000 align 0 gran 0 limit 0 flags f0000200 index 7
DOMAIN: 0000 resource base a0000 size 20000 align 0 gran 0 limit 0 flags f0000200 index 8
DOMAIN: 0000 resource base c0000 size 40000 align 0 gran 0 limit 0 flags f0004200 index 9
DOMAIN: 0000 resource base 20000000 size 200000 align 0 gran 0 limit 0 flags f0004200 index a
DOMAIN: 0000 resource base 40000000 size 200000 align 0 gran 0 limit 0 flags f0004200 index b
PCI: 00:00.0
PCI: 00:00.0 resource base f0000000 size 4000000 align 0 gran 0 limit 0 flags e0000200 index cf
PCI: 00:01.0
PCI: 00:02.0
PCI: 00:02.0 resource base e1400000 size 400000 align 22 gran 22 limit e17fffff flags 60000201 index 10
PCI: 00:02.0 resource base d0000000 size 10000000 align 28 gran 28 limit dfffffff flags 60001201 index 18
PCI: 00:02.0 resource base 3000 size 40 align 6 gran 6 limit 303f flags 60000100 index 20
PCI: 00:04.0
PCI: 00:04.0 resource base e1920000 size 8000 align 15 gran 15 limit e1927fff flags 60000201 index 10
PCI: 00:16.0
PCI: 00:16.1
PCI: 00:16.2
PCI: 00:16.3
PCI: 00:19.0
PCI: 00:19.0 resource base e1900000 size 20000 align 17 gran 17 limit e191ffff flags 60000200 index 10
PCI: 00:19.0 resource base e192c000 size 1000 align 12 gran 12 limit e192cfff flags 60000200 index 14
PCI: 00:19.0 resource base 3040 size 20 align 5 gran 5 limit 305f flags 60000100 index 18
PCI: 00:1a.0
PCI: 00:1a.0 resource base e192f000 size 400 align 12 gran 10 limit e192f3ff flags 60000200 index 10
PCI: 00:1b.0
PCI: 00:1b.0 resource base e1928000 size 4000 align 14 gran 14 limit e192bfff flags 60000201 index 10
PCI: 00:1c.4
PCI: 00:1c.0 child on link 0 PCI: 01:00.0
PCI: 00:1c.0 resource base ffff size 0 align 12 gran 12 limit ffff flags 60080102 index 1c
PCI: 00:1c.0 resource base efffffff size 0 align 20 gran 20 limit efffffff flags 60081202 index 24
PCI: 00:1c.0 resource base e1800000 size 100000 align 20 gran 20 limit e18fffff flags 60080202 index 20
PCI: 01:00.0
PCI: 01:00.0 resource base e1800000 size 2000 align 13 gran 13 limit e1801fff flags 60000201 index 10
PCI: 00:1c.2
PCI: 00:1c.1
PCI: 00:1c.1 resource base ffff size 0 align 12 gran 12 limit ffff flags 60080102 index 1c
PCI: 00:1c.1 resource base efffffff size 0 align 20 gran 20 limit efffffff flags 60081202 index 24
PCI: 00:1c.1 resource base efffffff size 0 align 20 gran 20 limit efffffff flags 60080202 index 20
PCI: 00:1c.3 child on link 0 PCI: 03:00.0
PCI: 00:1c.3 resource base 2000 size 1000 align 12 gran 12 limit 2fff flags 60080102 index 1c
PCI: 00:1c.3 resource base e0c00000 size 800000 align 22 gran 20 limit e13fffff flags 60081202 index 24
PCI: 00:1c.3 resource base e0000000 size 900000 align 22 gran 20 limit e08fffff flags 60080202 index 20
PCI: 03:00.0
PCI: 03:00.0 resource base e0800000 size 100 align 12 gran 8 limit e08000ff flags 60000200 index 10
Unknown device path type: 0
Unknown device path type: 0
resource base e0000000 size 800000 align 22 gran 22 limit e07fffff flags 40000200 index 10
Unknown device path type: 0
resource base e0c00000 size 800000 align 22 gran 22 limit e13fffff flags 40001200 index 14
Unknown device path type: 0
resource base 2000 size 1000 align 12 gran 12 limit 2fff flags 40000100 index 18
PCI: 00:1c.5
PCI: 00:1c.6
PCI: 00:1c.7
PCI: 00:1d.0
PCI: 00:1d.0 resource base e1930000 size 400 align 12 gran 10 limit e19303ff flags 60000200 index 10
PCI: 00:1e.0
PCI: 00:1f.0 child on link 0 PNP: 00ff.1
PCI: 00:1f.0 resource base 0 size 1000 align 0 gran 0 limit 0 flags c0040100 index 10000000
PCI: 00:1f.0 resource base ff000000 size 1000000 align 0 gran 0 limit 0 flags c0040200 index 10000100
PCI: 00:1f.0 resource base fec00000 size 1000 align 0 gran 0 limit 0 flags c0000200 index 3
PCI: 00:1f.0 resource base 1600 size 7c align 0 gran 0 limit 0 flags c0040100 index 10000200
PCI: 00:1f.0 resource base 15e0 size c align 0 gran 0 limit 0 flags c0040100 index 10000300
PNP: 00ff.1
PNP: 00ff.1 resource base 15e0 size 10 align 5 gran 5 limit 0 flags 80000100 index 77
PNP: 0c31.0
PNP: 00ff.2
PNP: 00ff.2 resource base 62 size 0 align 0 gran 0 limit 0 flags c0000100 index 60
PNP: 00ff.2 resource base 66 size 0 align 0 gran 0 limit 0 flags c0000100 index 62
PNP: 00ff.2 resource base 1600 size 0 align 0 gran 0 limit 0 flags c0000100 index 64
PNP: 00ff.2 resource base 1604 size 0 align 0 gran 0 limit 0 flags c0000100 index 66
PCI: 00:1f.2
PCI: 00:1f.2 resource base 3080 size 8 align 3 gran 3 limit 3087 flags 60000100 index 10
PCI: 00:1f.2 resource base 3090 size 4 align 2 gran 2 limit 3093 flags 60000100 index 14
PCI: 00:1f.2 resource base 3088 size 8 align 3 gran 3 limit 308f flags 60000100 index 18
PCI: 00:1f.2 resource base 3094 size 4 align 2 gran 2 limit 3097 flags 60000100 index 1c
PCI: 00:1f.2 resource base 3060 size 20 align 5 gran 5 limit 307f flags 60000100 index 20
PCI: 00:1f.2 resource base e192e000 size 800 align 12 gran 11 limit e192e7ff flags 60000200 index 24
PCI: 00:1f.3 child on link 0 I2C: 01:54
PCI: 00:1f.3 resource base 400 size 20 align 0 gran 0 limit 41f flags f0000100 index 20
PCI: 00:1f.3 resource base e1931000 size 100 align 12 gran 8 limit e19310ff flags 60000201 index 10
I2C: 01:54
I2C: 01:55
I2C: 01:56
I2C: 01:57
I2C: 01:5c
I2C: 01:5d
I2C: 01:5e
I2C: 01:5f
PCI: 00:1f.5
PCI: 00:1f.6
PCI: 00:1f.6 resource base e192d000 size 1000 align 12 gran 12 limit e192dfff flags 60000201 index 10
Done allocating resources.
BS: Exiting BS_DEV_RESOURCES state.
BS: BS_DEV_RESOURCES times (us): entry 0 run 792794 exit 0
BS: Entering BS_DEV_ENABLE state.
Enabling resources...
PCI: 00:00.0 subsystem <- 17aa/21ce
PCI: 00:00.0 cmd <- 06
PCI: 00:02.0 subsystem <- 17aa/21ce
PCI: 00:02.0 cmd <- 03
PCI: 00:04.0 cmd <- 02
PCI: 00:19.0 subsystem <- 17aa/21ce
PCI: 00:19.0 cmd <- 103
PCI: 00:1a.0 subsystem <- 17aa/21ce
PCI: 00:1a.0 cmd <- 102
PCI: 00:1b.0 subsystem <- 17aa/21ce
PCI: 00:1b.0 cmd <- 102
PCI: 00:1c.0 bridge ctrl <- 0003
PCI: 00:1c.0 subsystem <- 17aa/21ce
PCI: 00:1c.0 cmd <- 106
PCI: 00:1c.1 bridge ctrl <- 0003
PCI: 00:1c.1 subsystem <- 17aa/21ce
PCI: 00:1c.1 cmd <- 100
PCI: 00:1c.3 bridge ctrl <- 0003
PCI: 00:1c.3 subsystem <- 17aa/21ce
PCI: 00:1c.3 cmd <- 107
PCI: 00:1d.0 subsystem <- 17aa/21ce
PCI: 00:1d.0 cmd <- 102
pch_decode_init
PCI: 00:1f.0 subsystem <- 17aa/21ce
PCI: 00:1f.0 cmd <- 107
PCI: 00:1f.2 subsystem <- 17aa/21ce
PCI: 00:1f.2 cmd <- 03
PCI: 00:1f.3 subsystem <- 17aa/21ce
PCI: 00:1f.3 cmd <- 103
PCI: 00:1f.6 subsystem <- 17aa/21ce
PCI: 00:1f.6 cmd <- 02
PCI: 01:00.0 cmd <- 02
PCI: 03:00.0 subsystem <- 17aa/21ce
PCI: 03:00.0 cmd <- 06
done.
BS: Exiting BS_DEV_ENABLE state.
BS: BS_DEV_ENABLE times (us): entry 0 run 38375 exit 0
BS: Entering BS_DEV_INIT state.
Initializing devices...
Root Device init ...
Root Device init finished in 748 usecs
CPU_CLUSTER: 0 init ...
start_eip=0x00001000, code_size=0x00000031
Setting up SMI for CPU
Loading module at 00038000 with entry 00038000. filesize: 0x160 memsize: 0x160
Processing 10 relocs. Offset value of 0x00038000
Adjusting 00038002: 0x00000024 -> 0x00038024
Adjusting 0003801d: 0x0000003c -> 0x0003803c
Adjusting 00038026: 0x00000024 -> 0x00038024
Adjusting 00038054: 0x000000d8 -> 0x000380d8
Adjusting 00038066: 0x00000160 -> 0x00038160
Adjusting 0003806d: 0x000000c0 -> 0x000380c0
Adjusting 00038075: 0x000000c4 -> 0x000380c4
Adjusting 0003807e: 0x000000d0 -> 0x000380d0
Adjusting 00038085: 0x000000cc -> 0x000380cc
Adjusting 0003808b: 0x000000c8 -> 0x000380c8
SMM Module: stub loaded at 00038000. Will call 0011820c(00138980)
Installing SMM handler to 0xc0000000
Loading module at c0010000 with entry c001032f. filesize: 0x1718 memsize: 0x5738
Processing 69 relocs. Offset value of 0xc0010000
Adjusting c0010022: 0x000015a4 -> 0xc00115a4
Adjusting c001003c: 0x000015a4 -> 0xc00115a4
Adjusting c001005b: 0x000015a4 -> 0xc00115a4
Adjusting c001027e: 0x00001718 -> 0xc0011718
Adjusting c0010298: 0x00001720 -> 0xc0011720
Adjusting c00102af: 0x00001720 -> 0xc0011720
Adjusting c00102fc: 0x00001710 -> 0xc0011710
Adjusting c0010312: 0x00001660 -> 0xc0011660
Adjusting c0010338: 0x00001718 -> 0xc0011718
Adjusting c0010346: 0x00001718 -> 0xc0011718
Adjusting c0010353: 0x00001700 -> 0xc0011700
Adjusting c001035e: 0x00001700 -> 0xc0011700
Adjusting c0010372: 0x00001704 -> 0xc0011704
Adjusting c0010378: 0x0000171c -> 0xc001171c
Adjusting c0010380: 0x00001704 -> 0xc0011704
Adjusting c001039d: 0x0000171c -> 0xc001171c
Adjusting c00103a6: 0x00001700 -> 0xc0011700
Adjusting c0010491: 0x000015c0 -> 0xc00115c0
Adjusting c001059f: 0x0000170c -> 0xc001170c
Adjusting c00105c8: 0x0000170c -> 0xc001170c
Adjusting c00105e5: 0x0000170c -> 0xc001170c
Adjusting c001060e: 0x00001708 -> 0xc0011708
Adjusting c001062b: 0x0000170c -> 0xc001170c
Adjusting c0010651: 0x00001708 -> 0xc0011708
Adjusting c0010709: 0x0000170c -> 0xc001170c
Adjusting c001070e: 0x00001708 -> 0xc0011708
Adjusting c001073f: 0x000015d0 -> 0xc00115d0
Adjusting c0010b22: 0x00001724 -> 0xc0011724
Adjusting c0010b51: 0x00001728 -> 0xc0011728
Adjusting c0010b64: 0x00001724 -> 0xc0011724
Adjusting c0010b87: 0x00001728 -> 0xc0011728
Adjusting c0010c4a: 0x00001724 -> 0xc0011724
Adjusting c0010e85: 0x00001728 -> 0xc0011728
Adjusting c0011074: 0x00001728 -> 0xc0011728
Adjusting c0011156: 0x00001710 -> 0xc0011710
Adjusting c0011166: 0x00001710 -> 0xc0011710
Adjusting c001117b: 0x00001710 -> 0xc0011710
Adjusting c001119c: 0x00001710 -> 0xc0011710
Adjusting c00111cb: 0x00001710 -> 0xc0011710
Adjusting c00111ea: 0x00001710 -> 0xc0011710
Adjusting c00111fd: 0x00001734 -> 0xc0011734
Adjusting c0011241: 0x0000172c -> 0xc001172c
Adjusting c001125e: 0x0000172c -> 0xc001172c
Adjusting c001127c: 0x00001734 -> 0xc0011734
Adjusting c0011282: 0x00001730 -> 0xc0011730
Adjusting c001128f: 0x00001710 -> 0xc0011710
Adjusting c00112b5: 0x00001710 -> 0xc0011710
Adjusting c001130a: 0x00001730 -> 0xc0011730
Adjusting c0011361: 0x00001635 -> 0xc0011635
Adjusting c001137c: 0x00001710 -> 0xc0011710
Adjusting c0011393: 0x00001730 -> 0xc0011730
Adjusting c0011463: 0x00001710 -> 0xc0011710
Adjusting c0011491: 0x00001710 -> 0xc0011710
Adjusting c00114da: 0x00001710 -> 0xc0011710
Adjusting c0011578: 0x00001730 -> 0xc0011730
Adjusting c001158c: 0x00001710 -> 0xc0011710
Adjusting c00115a8: 0x000015b4 -> 0xc00115b4
Adjusting c00115b4: 0x000000c0 -> 0xc00100c0
Adjusting c00115b8: 0x000000cc -> 0xc00100cc
Adjusting c00115bc: 0x000000cf -> 0xc00100cf
Adjusting c0011670: 0x0000134b -> 0xc001134b
Adjusting c0011674: 0x000011ac -> 0xc00111ac
Adjusting c0011680: 0x0000128c -> 0xc001128c
Adjusting c0011684: 0x00001153 -> 0xc0011153
Adjusting c0011688: 0x00001174 -> 0xc0011174
Adjusting c001168c: 0x0000116f -> 0xc001116f
Adjusting c0011694: 0x000012b2 -> 0xc00112b2
Adjusting c0011698: 0x00001163 -> 0xc0011163
Adjusting c00116b4: 0x000012f5 -> 0xc00112f5
Loading module at c0008000 with entry c0008000. filesize: 0x160 memsize: 0x160
Processing 10 relocs. Offset value of 0xc0008000
Adjusting c0008002: 0x00000024 -> 0xc0008024
Adjusting c000801d: 0x0000003c -> 0xc000803c
Adjusting c0008026: 0x00000024 -> 0xc0008024
Adjusting c0008054: 0x000000d8 -> 0xc00080d8
Adjusting c0008066: 0x00000160 -> 0xc0008160
Adjusting c000806d: 0x000000c0 -> 0xc00080c0
Adjusting c0008075: 0x000000c4 -> 0xc00080c4
Adjusting c000807e: 0x000000d0 -> 0xc00080d0
Adjusting c0008085: 0x000000cc -> 0xc00080cc
Adjusting c000808b: 0x000000c8 -> 0xc00080c8
SMM Module: placing jmp sequence at c0007c00 rel16 0x03fd
SMM Module: placing jmp sequence at c0007800 rel16 0x07fd
SMM Module: placing jmp sequence at c0007400 rel16 0x0bfd
SMM Module: stub loaded at c0008000. Will call c001032f(00000000)
Initializing southbridge SMI... ... pmbase = 0x0500
SMI_STS: MCSMI PM1
PM1_STS: WAK PRBTNOR PWRBTN TMROF
GPE0_STS: GPIO14 GPIO13 GPIO11 GPIO10 GPIO9 GPIO7 GPIO6 GPIO5 GPIO4 GPIO3 GPIO1 GPIO0
ALT_GP_SMI_STS: GPI14 GPI13 GPI11 GPI10 GPI9 GPI7 GPI6 GPI5 GPI4 GPI3 GPI1 GPI0
TCO_STS:
... raise SMI#
In relocation handler: cpu 0
New SMBASE=0xc0000000 IEDBASE=0xc0400000 @ 0003fc00
Writing SMRR. base = 0xc0000006, mask=0xff800800
Relocation complete.
Locking SMM.
Initializing CPU #0
CPU: vendor Intel device 206a7
CPU: family 06, model 2a, stepping 07
Enabling cache
CBFS @ 700000 size ff440
CBFS: Locating 'cpu_microcode_blob.bin'
CBFS: Found @ offset 140 size 5800
microcode: sig=0x206a7 pf=0x10 revision=0x29
CPU: Intel(R) Core(TM) i5-2520M CPU @ 2.50GHz.
MTRR: Physical address space:
0x0000000000000000 - 0x00000000000a0000 size 0x000a0000 type 6
0x00000000000a0000 - 0x00000000000c0000 size 0x00020000 type 0
0x00000000000c0000 - 0x00000000c0000000 size 0xbff40000 type 6
0x00000000c0000000 - 0x00000000d0000000 size 0x10000000 type 0
0x00000000d0000000 - 0x00000000e0000000 size 0x10000000 type 1
0x00000000e0000000 - 0x0000000100000000 size 0x20000000 type 0
0x0000000100000000 - 0x000000013b600000 size 0x3b600000 type 6
MTRR addr 0x0-0x10 set to 6 type @ 0
MTRR addr 0x10-0x20 set to 6 type @ 1
MTRR addr 0x20-0x30 set to 6 type @ 2
MTRR addr 0x30-0x40 set to 6 type @ 3
MTRR addr 0x40-0x50 set to 6 type @ 4
MTRR addr 0x50-0x60 set to 6 type @ 5
MTRR addr 0x60-0x70 set to 6 type @ 6
MTRR addr 0x70-0x80 set to 6 type @ 7
MTRR addr 0x80-0x84 set to 6 type @ 8
MTRR addr 0x84-0x88 set to 6 type @ 9
MTRR addr 0x88-0x8c set to 6 type @ 10
MTRR addr 0x8c-0x90 set to 6 type @ 11
MTRR addr 0x90-0x94 set to 6 type @ 12
MTRR addr 0x94-0x98 set to 6 type @ 13
MTRR addr 0x98-0x9c set to 6 type @ 14
MTRR addr 0x9c-0xa0 set to 6 type @ 15
MTRR addr 0xa0-0xa4 set to 0 type @ 16
MTRR addr 0xa4-0xa8 set to 0 type @ 17
MTRR addr 0xa8-0xac set to 0 type @ 18
MTRR addr 0xac-0xb0 set to 0 type @ 19
MTRR addr 0xb0-0xb4 set to 0 type @ 20
MTRR addr 0xb4-0xb8 set to 0 type @ 21
MTRR addr 0xb8-0xbc set to 0 type @ 22
MTRR addr 0xbc-0xc0 set to 0 type @ 23
MTRR addr 0xc0-0xc1 set to 6 type @ 24
MTRR addr 0xc1-0xc2 set to 6 type @ 25
MTRR addr 0xc2-0xc3 set to 6 type @ 26
MTRR addr 0xc3-0xc4 set to 6 type @ 27
MTRR addr 0xc4-0xc5 set to 6 type @ 28
MTRR addr 0xc5-0xc6 set to 6 type @ 29
MTRR addr 0xc6-0xc7 set to 6 type @ 30
MTRR addr 0xc7-0xc8 set to 6 type @ 31
MTRR addr 0xc8-0xc9 set to 6 type @ 32
MTRR addr 0xc9-0xca set to 6 type @ 33
MTRR addr 0xca-0xcb set to 6 type @ 34
MTRR addr 0xcb-0xcc set to 6 type @ 35
MTRR addr 0xcc-0xcd set to 6 type @ 36
MTRR addr 0xcd-0xce set to 6 type @ 37
MTRR addr 0xce-0xcf set to 6 type @ 38
MTRR addr 0xcf-0xd0 set to 6 type @ 39
MTRR addr 0xd0-0xd1 set to 6 type @ 40
MTRR addr 0xd1-0xd2 set to 6 type @ 41
MTRR addr 0xd2-0xd3 set to 6 type @ 42
MTRR addr 0xd3-0xd4 set to 6 type @ 43
MTRR addr 0xd4-0xd5 set to 6 type @ 44
MTRR addr 0xd5-0xd6 set to 6 type @ 45
MTRR addr 0xd6-0xd7 set to 6 type @ 46
MTRR addr 0xd7-0xd8 set to 6 type @ 47
MTRR addr 0xd8-0xd9 set to 6 type @ 48
MTRR addr 0xd9-0xda set to 6 type @ 49
MTRR addr 0xda-0xdb set to 6 type @ 50
MTRR addr 0xdb-0xdc set to 6 type @ 51
MTRR addr 0xdc-0xdd set to 6 type @ 52
MTRR addr 0xdd-0xde set to 6 type @ 53
MTRR addr 0xde-0xdf set to 6 type @ 54
MTRR addr 0xdf-0xe0 set to 6 type @ 55
MTRR addr 0xe0-0xe1 set to 6 type @ 56
MTRR addr 0xe1-0xe2 set to 6 type @ 57
MTRR addr 0xe2-0xe3 set to 6 type @ 58
MTRR addr 0xe3-0xe4 set to 6 type @ 59
MTRR addr 0xe4-0xe5 set to 6 type @ 60
MTRR addr 0xe5-0xe6 set to 6 type @ 61
MTRR addr 0xe6-0xe7 set to 6 type @ 62
MTRR addr 0xe7-0xe8 set to 6 type @ 63
MTRR addr 0xe8-0xe9 set to 6 type @ 64
MTRR addr 0xe9-0xea set to 6 type @ 65
MTRR addr 0xea-0xeb set to 6 type @ 66
MTRR addr 0xeb-0xec set to 6 type @ 67
MTRR addr 0xec-0xed set to 6 type @ 68
MTRR addr 0xed-0xee set to 6 type @ 69
MTRR addr 0xee-0xef set to 6 type @ 70
MTRR addr 0xef-0xf0 set to 6 type @ 71
MTRR addr 0xf0-0xf1 set to 6 type @ 72
MTRR addr 0xf1-0xf2 set to 6 type @ 73
MTRR addr 0xf2-0xf3 set to 6 type @ 74
MTRR addr 0xf3-0xf4 set to 6 type @ 75
MTRR addr 0xf4-0xf5 set to 6 type @ 76
MTRR addr 0xf5-0xf6 set to 6 type @ 77
MTRR addr 0xf6-0xf7 set to 6 type @ 78
MTRR addr 0xf7-0xf8 set to 6 type @ 79
MTRR addr 0xf8-0xf9 set to 6 type @ 80
MTRR addr 0xf9-0xfa set to 6 type @ 81
MTRR addr 0xfa-0xfb set to 6 type @ 82
MTRR addr 0xfb-0xfc set to 6 type @ 83
MTRR addr 0xfc-0xfd set to 6 type @ 84
MTRR addr 0xfd-0xfe set to 6 type @ 85
MTRR addr 0xfe-0xff set to 6 type @ 86
MTRR addr 0xff-0x100 set to 6 type @ 87
MTRR: Fixed MSR 0x250 0x0606060606060606
MTRR: Fixed MSR 0x258 0x0606060606060606
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x0606060606060606
MTRR: Fixed MSR 0x269 0x0606060606060606
MTRR: Fixed MSR 0x26a 0x0606060606060606
MTRR: Fixed MSR 0x26b 0x0606060606060606
MTRR: Fixed MSR 0x26c 0x0606060606060606
MTRR: Fixed MSR 0x26d 0x0606060606060606
MTRR: Fixed MSR 0x26e 0x0606060606060606
MTRR: Fixed MSR 0x26f 0x0606060606060606
call enable_fixed_mtrr()
MTRR: default type WB/UC MTRR counts: 3/4.
MTRR: WB selected as default type.
MTRR: 0 base 0x00000000c0000000 mask 0x0000000ff0000000 type 0
MTRR: 1 base 0x00000000d0000000 mask 0x0000000ff0000000 type 1
MTRR: 2 base 0x00000000e0000000 mask 0x0000000fe0000000 type 0
MTRR check
Fixed MTRRs : Enabled
Variable MTRRs: Enabled
Setting up local apic... apic_id: 0x00 done.
Enabling VMX
model_x06ax: energy policy set to 6
model_x06ax: frequency set to 2500
Turbo is available but hidden
Turbo has been enabled
CPU: 0 has 2 cores, 2 threads per core
CPU: 0 has core 1
CPU1: stack_base 00132000, stack_end 00132ff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 2.
Sending STARTUP #1 to 1.
After apic_write.
In relocation handler: cpu 1
New SMBASE=0xbffffc00 IEDBASE=0xc0400000 @ 0003fc00
Startup point 1.
Waiting for send to finish...
+Writing SMRR. base = 0xc0000006, mask=0xff800800
Sending STARTUP #2 to 1.
Initializing CPU #1
After apic_write.
CPU: vendor Intel device 206a7
Startup point 1.
CPU: family 06, model 2a, stepping 07
Waiting for send to finish...
Enabling cache
+CBFS @ 700000 size ff440
After Startup.
CBFS: Locating 'cpu_microcode_blob.bin'
CPU: 0 has core 2
CPU2: stack_base 00131000, stack_end 00131ff8
CBFS: Found @ offset 140 size 5800
Asserting INIT.
microcode: sig=0x206a7 pf=0x10 revision=0x29
Waiting for send to finish...
+CPU: Intel(R) Core(TM) i5-2520M CPU @ 2.50GHz.
Deasserting INIT.
MTRR: Fixed MSR 0x250 0x0606060606060606
MTRR: Fixed MSR 0x258 0x0606060606060606
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x0606060606060606
MTRR: Fixed MSR 0x269 0x0606060606060606
MTRR: Fixed MSR 0x26a 0x0606060606060606
MTRR: Fixed MSR 0x26b 0x0606060606060606
MTRR: Fixed MSR 0x26c 0x0606060606060606
MTRR: Fixed MSR 0x26d 0x0606060606060606
MTRR: Fixed MSR 0x26e 0x0606060606060606
MTRR: Fixed MSR 0x26f 0x0606060606060606
Waiting for send to finish...
call enable_fixed_mtrr()
+#startup loops: 2.
MTRR check
Sending STARTUP #1 to 2.
Fixed MTRRs : Enabled
Variable MTRRs: Enabled
After apic_write.
Setting up local apic...Startup point 1.
Waiting for send to finish...
+ apic_id: 0x01 done.
Sending STARTUP #2 to 2.
After apic_write.
Enabling VMX
Startup point 1.
Waiting for send to finish...
+model_x06ax: energy policy set to 6
After Startup.
model_x06ax: frequency set to 2500
CPU #1 initialized
In relocation handler: cpu 2
New SMBASE=0xbffff800 IEDBASE=0xc0400000 @ 0003fc00
Writing SMRR. base = 0xc0000006, mask=0xff800800
CPU: 0 has core 3
CPU3: stack_base 00130000, stack_end 00130ff8
Initializing CPU #2
Asserting INIT.
Waiting for send to finish...
+CPU: vendor Intel device 206a7
Deasserting INIT.
Waiting for send to finish...
+CPU: family 06, model 2a, stepping 07
#startup loops: 2.
Sending STARTUP #1 to 3.
After apic_write.
Enabling cache
Startup point 1.
Waiting for send to finish...
+CBFS @ 700000 size ff440
Sending STARTUP #2 to 3.
After apic_write.
CBFS: Locating 'cpu_microcode_blob.bin'
Startup point 1.
Waiting for send to finish...
+In relocation handler: cpu 3
After Startup.
New SMBASE=0xbffff400 IEDBASE=0xc0400000 @ 0003fc00
CBFS: Found @ offset 140 size 5800
Writing SMRR. base = 0xc0000006, mask=0xff800800
microcode: sig=0x206a7 pf=0x10 revision=0x0
CPU #0 initialized
Waiting for 2 CPUS to stop
Initializing CPU #3
microcode: updated to revision 0x29 date=2013-06-12
CPU: vendor Intel device 206a7
CPU: Intel(R) Core(TM) i5-2520M CPU @ 2.50GHz.
CPU: family 06, model 2a, stepping 07
MTRR: Fixed MSR 0x250 0x0606060606060606
Enabling cache
MTRR: Fixed MSR 0x258 0x0606060606060606
CBFS @ 700000 size ff440
MTRR: Fixed MSR 0x259 0x0000000000000000
CBFS: Locating 'cpu_microcode_blob.bin'
MTRR: Fixed MSR 0x268 0x0606060606060606
CBFS: Found @ offset 140 size 5800
MTRR: Fixed MSR 0x269 0x0606060606060606
microcode: sig=0x206a7 pf=0x10 revision=0x29
MTRR: Fixed MSR 0x26a 0x0606060606060606
CPU: Intel(R) Core(TM) i5-2520M CPU @ 2.50GHz.
MTRR: Fixed MSR 0x26b 0x0606060606060606
MTRR: Fixed MSR 0x250 0x0606060606060606
MTRR: Fixed MSR 0x26c 0x0606060606060606
MTRR: Fixed MSR 0x258 0x0606060606060606
MTRR: Fixed MSR 0x26d 0x0606060606060606
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x26e 0x0606060606060606
MTRR: Fixed MSR 0x268 0x0606060606060606
MTRR: Fixed MSR 0x26f 0x0606060606060606
MTRR: Fixed MSR 0x269 0x0606060606060606
call enable_fixed_mtrr()
MTRR: Fixed MSR 0x26a 0x0606060606060606
MTRR check
MTRR: Fixed MSR 0x26b 0x0606060606060606
MTRR: Fixed MSR 0x26c 0x0606060606060606
MTRR: Fixed MSR 0x26d 0x0606060606060606
MTRR: Fixed MSR 0x26e 0x0606060606060606
MTRR: Fixed MSR 0x26f 0x0606060606060606
Fixed MTRRs : Enabled
call enable_fixed_mtrr()
Variable MTRRs: Enabled
MTRR check
Setting up local apic...Fixed MTRRs : Enabled
Variable MTRRs: Enabled
apic_id: 0x02 done.
Setting up local apic...Enabling VMX
apic_id: 0x03 done.
model_x06ax: energy policy set to 6
Enabling VMX
model_x06ax: frequency set to 2500
model_x06ax: energy policy set to 6
CPU #2 initialized
model_x06ax: frequency set to 2500
Waiting for 1 CPUS to stop
CPU #3 initialized
All AP CPUs stopped (16291 loops)
CPU1: stack: 00132000 - 00133000, lowest used address 00132c34, stack used: 972 bytes
CPU2: stack: 00131000 - 00132000, lowest used address 00131c34, stack used: 972 bytes
CPU3: stack: 00130000 - 00131000, lowest used address 00130c34, stack used: 972 bytes
CPU_CLUSTER: 0 init finished in 694113 usecs
PCI: 00:00.0 init ...
Set BIOS_RESET_CPL
CPU TDP: 35 Watts
Disabling PEG12.
Disabling PEG11.
Disabling PEG10.
Disabling PEG60.
Disabling PEG IO clock.
PCI: 00:00.0 init finished in 7211 usecs
PCI: 00:02.0 init ...
GT Power Management Init
GT init timeout
SNB GT2 Power Meter Weights
GT init timeout
GT init timeout
GT Power Management Init (post VBIOS)
Initializing VGA without OPROM.
EDID:
00 ff ff ff ff ff ff 00 06 af 3e 21 00 00 00 00
21 14 01 04 90 1f 11 78 02 61 95 9c 59 52 8f 26
21 50 54 00 00 00 01 01 01 01 01 01 01 01 01 01
01 01 01 01 01 01 f8 2a 40 9a 61 84 0c 30 40 2a
33 00 35 ae 10 00 00 18 a5 1c 40 9a 61 84 0c 30
40 2a 33 00 35 ae 10 00 00 18 00 00 00 fe 00 41
55 4f 0a 20 20 20 20 20 20 20 20 20 00 00 00 fe
00 42 31 34 30 52 57 30 32 20 56 31 20 0a 00 d0
Extracted contents:
header: 00 ff ff ff ff ff ff 00
serial number: 06 af 3e 21 00 00 00 00 21 14
version: 01 04
basic params: 90 1f 11 78 02
chroma info: 61 95 9c 59 52 8f 26 21 50 54
established: 00 00 00
standard: 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01
descriptor 1: f8 2a 40 9a 61 84 0c 30 40 2a 33 00 35 ae 10 00 00 18
descriptor 2: a5 1c 40 9a 61 84 0c 30 40 2a 33 00 35 ae 10 00 00 18
descriptor 3: 00 00 00 fe 00 41 55 4f 0a 20 20 20 20 20 20 20 20 20
descriptor 4: 00 00 00 fe 00 42 31 34 30 52 57 30 32 20 56 31 20 0a
extensions: 00
checksum: d0
Manufacturer: AUO Model 213e Serial Number 0
Made week 33 of 2010
EDID version: 1.4
Digital display
6 bits per primary color channel
Digital interface is not defined
Maximum image size: 31 cm x 17 cm
Gamma: 220%
Check DPMS levels
Supported color formats: RGB 4:4:4
First detailed timing is preferred timing
Established timings supported:
Standard timings supported:
Detailed timings
Hex of detail: f82a409a61840c30402a330035ae10000018
Did detailed timing
Detailed mode (IN HEX): Clock 110000 KHz, 135 mm x ae mm
0640 0680 06aa 07da hborder 0
0384 0387 038a 0390 vborder 0
-hsync -vsync
Hex of detail: a51c409a61840c30402a330035ae10000018
Detailed mode (IN HEX): Clock 110000 KHz, 135 mm x ae mm
0640 0680 06aa 07da hborder 0
0384 0387 038a 0390 vborder 0
-hsync -vsync
Hex of detail: 000000fe0041554f0a202020202020202020
ASCII string: AUO
Hex of detail: 000000fe004231343052573032205631200a
ASCII string: B140RW02 V1
Checksum
Checksum: 0xd0 (valid)
bringing up panel at resolution 1600 x 900
Borders 0 x 0
Blank 410 x 12
Sync 42 x 3
Front porch 64 x 3
Spread spectrum clock
Dual channel
Polarities 1, 1
Data M1=1922389, N1=8388608
Link frequency 270000 kHz
Link M1=213598, N1=524288
Pixel N=6, M1=14, M2=7, P1=2
Pixel clock 110000 kHz
waiting for panel powerup
panel powered up
PCI: 00:02.0 init finished in 446999 usecs
PCI: 00:04.0 init ...
PCI: 00:04.0 init finished in 746 usecs
PCI: 00:19.0 init ...
PCI: 00:19.0 init finished in 738 usecs
PCI: 00:1a.0 init ...
EHCI: Setting up controller.. done.
PCI: 00:1a.0 init finished in 1992 usecs
PCI: 00:1b.0 init ...
Azalia: base = e1928000
Azalia: codec_mask = 0b
Azalia: Initializing codec #3
Azalia: codec viddid: 80862805
Azalia: No verb!
Azalia: Initializing codec #1
Azalia: codec viddid: 14f12c06
Azalia: No verb!
Azalia: Initializing codec #0
Azalia: codec viddid: 14f1506e
Azalia: verb_size: 52
Azalia: verb loaded.
PCI: 00:1b.0 init finished in 15867 usecs
PCI: 00:1c.0 init ...
Initializing PCH PCIe bridge.
PCI: 00:1c.0 init finished in 1747 usecs
PCI: 00:1c.1 init ...
Initializing PCH PCIe bridge.
PCI: 00:1c.1 init finished in 1747 usecs
PCI: 00:1c.3 init ...
Initializing PCH PCIe bridge.
PCI: 00:1c.3 init finished in 1754 usecs
PCI: 00:1d.0 init ...
EHCI: Setting up controller.. done.
PCI: 00:1d.0 init finished in 1986 usecs
PCI: 00:1f.0 init ...
pch: lpc_init
IOAPIC: Initializing IOAPIC at 0xfec00000
IOAPIC: Bootstrap Processor Local APIC = 0x00
IOAPIC: ID = 0x02
IOAPIC: Dumping registers
reg 0x0000: 0x02000000
reg 0x0001: 0x00170020
reg 0x0002: 0x00170020
CBFS @ 700000 size ff440
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 59c0 size 7cc
Set power off after power failure.
CBFS @ 700000 size ff440
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 59c0 size 7cc
NMI sources enabled.
CougarPoint PM init
rtc_failed = 0x0
RTC Init
Enabling BIOS updates outside of SMM... Disabling ACPI via APMC:
done.
pch_spi_init
PCI: 00:1f.0 init finished in 23295 usecs
PCI: 00:1f.2 init ...
SATA: Initializing...
CBFS @ 700000 size ff440
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 59c0 size 7cc
SATA: Controller in AHCI mode.
ABAR: e192e000
PCI: 00:1f.2 init finished in 6660 usecs
PCI: 00:1f.3 init ...
PCI: 00:1f.3 init finished in 750 usecs
PCI: 00:1f.6 init ...
PCI: 00:1f.6 init finished in 742 usecs
PCI: 01:00.0 init ...
PCI: 01:00.0 init finished in 744 usecs
PCI: 03:00.0 init ...
PCI: 03:00.0 init finished in 758 usecs
PNP: 00ff.2 init ...
PNP: 00ff.2 init finished in 737 usecs
smbus: PCI: 00:1f.3[0]->I2C: 01:54 init ...
I2C: 01:54 init finished in 1492 usecs
smbus: PCI: 00:1f.3[0]->I2C: 01:55 init ...
I2C: 01:55 init finished in 1492 usecs
smbus: PCI: 00:1f.3[0]->I2C: 01:56 init ...
I2C: 01:56 init finished in 1492 usecs
smbus: PCI: 00:1f.3[0]->I2C: 01:57 init ...
I2C: 01:57 init finished in 1492 usecs
smbus: PCI: 00:1f.3[0]->I2C: 01:5c init ...
Locking EEPROM RFID
init EEPROM done
I2C: 01:5c init finished in 15322 usecs
smbus: PCI: 00:1f.3[0]->I2C: 01:5d init ...
I2C: 01:5d init finished in 1492 usecs
smbus: PCI: 00:1f.3[0]->I2C: 01:5e init ...
I2C: 01:5e init finished in 1492 usecs
smbus: PCI: 00:1f.3[0]->I2C: 01:5f init ...
I2C: 01:5f init finished in 1492 usecs
Devices initialized
Show all devs... After init.
Root Device: enabled 1
CPU_CLUSTER: 0: enabled 1
APIC: 00: enabled 1
APIC: acac: enabled 0
DOMAIN: 0000: enabled 1
PCI: 00:00.0: enabled 1
PCI: 00:01.0: enabled 0
PCI: 00:02.0: enabled 1
PCI: 00:16.0: enabled 0
PCI: 00:16.1: enabled 0
PCI: 00:16.2: enabled 0
PCI: 00:16.3: enabled 0
PCI: 00:19.0: enabled 1
PCI: 00:1a.0: enabled 1
PCI: 00:1b.0: enabled 1
PCI: 00:1c.4: enabled 0
PCI: 00:1c.0: enabled 1
PCI: 00:1c.2: enabled 0
PCI: 00:1c.1: enabled 1
PCI: 00:1c.3: enabled 1
PCI: 03:00.0: enabled 1
PCI: 00:1c.5: enabled 0
PCI: 00:1c.6: enabled 0
PCI: 00:1c.7: enabled 0
PCI: 00:1d.0: enabled 1
PCI: 00:1e.0: enabled 0
PCI: 00:1f.0: enabled 1
PNP: 00ff.1: enabled 1
PNP: 0c31.0: enabled 1
PNP: 00ff.2: enabled 1
PCI: 00:1f.2: enabled 1
PCI: 00:1f.3: enabled 1
I2C: 01:54: enabled 1
I2C: 01:55: enabled 1
I2C: 01:56: enabled 1
I2C: 01:57: enabled 1
I2C: 01:5c: enabled 1
I2C: 01:5d: enabled 1
I2C: 01:5e: enabled 1
I2C: 01:5f: enabled 1
PCI: 00:1f.5: enabled 0
PCI: 00:1f.6: enabled 1
PCI: 00:04.0: enabled 1
PCI: 01:00.0: enabled 1
Unknown device path type: 0
: enabled 1
APIC: 01: enabled 1
APIC: 02: enabled 1
APIC: 03: enabled 1
BS: Exiting BS_DEV_INIT state.
BS: BS_DEV_INIT times (us): entry 6 run 1320917 exit 0
BS: Entering BS_POST_DEVICE state.
Finalize devices...
PCI: 00:1f.0 final
Devices finalized
BS: Exiting BS_POST_DEVICE state.
BS: BS_POST_DEVICE times (us): entry 0 run 3489 exit 0
BS: Entering BS_OS_RESUME_CHECK state.
BS: Exiting BS_OS_RESUME_CHECK state.
BS: BS_OS_RESUME_CHECK times (us): entry 0 run 1246 exit 0
BS: Entering BS_WRITE_TABLES state.
Updating MRC cache data.
CBFS @ 700000 size ff440
CBFS: Locating 'mrc.cache'
CBFS: Found @ offset ffc0 size 10000
find_current_mrc_cache_local: picked entry 2 from cache block
SF: Detected W25Q64 with sector size 0x1000, total 0x800000
find_next_mrc_cache: picked next entry from cache block at fff13000
Finally: write MRC cache update to flash at fff13000
CBFS @ 700000 size ff440
CBFS: Locating 'fallback/dsdt.aml'
CBFS: Found @ offset 6200 size 34a1
CBFS @ 700000 size ff440
CBFS: Locating 'fallback/slic'
CBFS: 'fallback/slic' not found.
ACPI: Writing ACPI tables at bfeb9000.
ACPI: * FACS
ACPI: * DSDT
ACPI: * IGD OpRegion
GET_VBIOS: aa55 8086 0 3 0
VBIOS not found.
ACPI: * FADT
ACPI: added table 1/32, length now 40
ACPI: * SSDT
Found 1 CPU(s) with 4 core(s) each.
PSS: 2501MHz power 35000 control 0x2000 status 0x2000
PSS: 2500MHz power 35000 control 0x1900 status 0x1900
PSS: 2000MHz power 26404 control 0x1400 status 0x1400
PSS: 1600MHz power 20160 control 0x1000 status 0x1000
PSS: 1200MHz power 14397 control 0xc00 status 0xc00
PSS: 800MHz power 9139 control 0x800 status 0x800
PSS: 2501MHz power 35000 control 0x2000 status 0x2000
PSS: 2500MHz power 35000 control 0x1900 status 0x1900
PSS: 2000MHz power 26404 control 0x1400 status 0x1400
PSS: 1600MHz power 20160 control 0x1000 status 0x1000
PSS: 1200MHz power 14397 control 0xc00 status 0xc00
PSS: 800MHz power 9139 control 0x800 status 0x800
PSS: 2501MHz power 35000 control 0x2000 status 0x2000
PSS: 2500MHz power 35000 control 0x1900 status 0x1900
PSS: 2000MHz power 26404 control 0x1400 status 0x1400
PSS: 1600MHz power 20160 control 0x1000 status 0x1000
PSS: 1200MHz power 14397 control 0xc00 status 0xc00
PSS: 800MHz power 9139 control 0x800 status 0x800
PSS: 2501MHz power 35000 control 0x2000 status 0x2000
PSS: 2500MHz power 35000 control 0x1900 status 0x1900
PSS: 2000MHz power 26404 control 0x1400 status 0x1400
PSS: 1600MHz power 20160 control 0x1000 status 0x1000
PSS: 1200MHz power 14397 control 0xc00 status 0xc00
PSS: 800MHz power 9139 control 0x800 status 0x800
ACPI: added table 2/32, length now 44
ACPI: * MCFG
ACPI: added table 3/32, length now 48
ACPI: * TCPA
TCPA log created at bfea6000
ACPI: added table 4/32, length now 52
ACPI: * MADT
ACPI: added table 5/32, length now 56
current = bfebdd90
ACPI: * HPET
ACPI: added table 6/32, length now 60
ACPI: done.
ACPI tables: 19920 bytes.
smbios_write_tables: bfea5000
recv_ec_data: 0x38
recv_ec_data: 0x33
recv_ec_data: 0x48
recv_ec_data: 0x54
recv_ec_data: 0x32
recv_ec_data: 0x37
recv_ec_data: 0x57
recv_ec_data: 0x57
recv_ec_data: 0x14
recv_ec_data: 0x03
Root Device (LENOVO ThinkPad T420)
CPU_CLUSTER: 0 (Intel SandyBridge/IvyBridge integrated Northbridge)
APIC: 00 (unknown)
APIC: acac (Intel SandyBridge/IvyBridge CPU)
DOMAIN: 0000 (Intel SandyBridge/IvyBridge integrated Northbridge)
PCI: 00:00.0 (Intel SandyBridge/IvyBridge integrated Northbridge)
PCI: 00:01.0 (Intel SandyBridge/IvyBridge integrated Northbridge)
PCI: 00:02.0 (Intel SandyBridge/IvyBridge integrated Northbridge)
PCI: 00:16.0 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:16.1 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:16.2 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:16.3 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:19.0 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1a.0 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1b.0 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1c.4 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1c.0 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1c.2 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1c.1 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1c.3 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 03:00.0 (unknown)
PCI: 00:1c.5 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1c.6 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1c.7 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1d.0 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1e.0 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1f.0 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PNP: 00ff.1 (Lenovo Power Management Hardware Hub 7)
PNP: 0c31.0 (unknown)
PNP: 00ff.2 (Lenovo H8 EC)
PCI: 00:1f.2 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1f.3 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
I2C: 01:54 (AT24RF08C)
I2C: 01:55 (AT24RF08C)
I2C: 01:56 (AT24RF08C)
I2C: 01:57 (AT24RF08C)
I2C: 01:5c (AT24RF08C)
I2C: 01:5d (AT24RF08C)
I2C: 01:5e (AT24RF08C)
I2C: 01:5f (AT24RF08C)
PCI: 00:1f.5 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:1f.6 (Intel Series 6/7 (Cougar Point/Panther Point) Southbridge)
PCI: 00:04.0 (unknown)
PCI: 01:00.0 (unknown)
Unknown device path type: 0
(unknown)
APIC: 01 (unknown)
APIC: 02 (unknown)
APIC: 03 (unknown)
SMBIOS tables: 448 bytes.
Writing table forward entry at 0x00000500
Wrote coreboot table at: 00000500, 0x10 bytes, checksum 6ff4
Table forward entry ends at 0x00000528.
... aligned to 0x00001000
Writing coreboot table at 0xbfe9d000
rom_table_end = 0xbfe9d000
... aligned to 0xbfea0000
CBFS @ 700000 size ff440
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 59c0 size 7cc
0. 0000000000000000-0000000000000fff: CONFIGURATION TABLES
1. 0000000000001000-000000000009ffff: RAM
2. 00000000000a0000-00000000000fffff: RESERVED
3. 0000000000100000-000000001fffffff: RAM
4. 0000000020000000-00000000201fffff: RESERVED
5. 0000000020200000-000000003fffffff: RAM
6. 0000000040000000-00000000401fffff: RESERVED
7. 0000000040200000-00000000bfe9cfff: RAM
8. 00000000bfe9d000-00000000bfffffff: CONFIGURATION TABLES
9. 00000000c0000000-00000000c29fffff: RESERVED
10. 00000000f0000000-00000000f3ffffff: RESERVED
11. 0000000100000000-000000013b5fffff: RAM
CBFS @ 700000 size ff440
No FMAP found at 0 offset.
Wrote coreboot table at: bfe9d000, 0xa00 bytes, checksum 637b
coreboot table: 2584 bytes.
IMD ROOT 0. bffff000 00001000
IMD SMALL 1. bfffe000 00001000
CONSOLE 2. bffde000 00020000
MRC DATA 3. bffdd000 00000420
ACPI RESUME 4. bfedd000 00100000
ACPI 5. bfeb9000 00024000
ACPI GNVS 6. bfeb8000 00001000
4f444749 7. bfeb6000 00002000
TCPA LOG 8. bfea6000 00010000
SMBIOS 9. bfea5000 00000800
COREBOOT 10. bfe9d000 00008000
IMD small region:
IMD ROOT 0. bfffec00 00000400
CAR GLOBALS 1. bfffeb40 000000c0
USBDEBUG 2. bfffeae0 00000058
ROMSTAGE 3. bfffeac0 00000004
GDT 4. bfffe8c0 00000200
BS: Exiting BS_WRITE_TABLES state.
BS: BS_WRITE_TABLES times (us): entry 16523 run 257699 exit 0
BS: Entering BS_PAYLOAD_LOAD state.
CBFS provider active.
CBFS @ 700000 size ff440
CBFS: Locating 'fallback/payload'
CBFS: Found @ offset 55640 size 92e77
'fallback/payload' located at offset: 755678 size: 92e77
Loading segment from rom address 0xfff55678
code (compression=1)
New segment dstaddr 0x8200 memsize 0x1aec4 srcaddr 0xfff556cc filesize 0x94a4
Loading segment from rom address 0xfff55694
code (compression=1)
New segment dstaddr 0x100000 memsize 0x24fac0 srcaddr 0xfff5eb70 filesize 0x8997f
Loading segment from rom address 0xfff556b0
Entry Point 0x00008200
Bounce Buffer at bfc10000, 2671792 bytes
Loading Segment: addr: 0x0000000000008200 memsz: 0x000000000001aec4 filesz: 0x00000000000094a4
lb: [0x0000000000100000, 0x000000000013c9f0)
Post relocation: addr: 0x0000000000008200 memsz: 0x000000000001aec4 filesz: 0x00000000000094a4
using LZMA
[ 0x00008200, 0001b69b, 0x000230c4) <- fff556cc
Clearing Segment: addr: 0x000000000001b69b memsz: 0x0000000000007a29
dest 00008200, end 000230c4, bouncebuffer bfc10000
Loading Segment: addr: 0x0000000000100000 memsz: 0x000000000024fac0 filesz: 0x000000000008997f
lb: [0x0000000000100000, 0x000000000013c9f0)
segment: [0x0000000000100000, 0x000000000018997f, 0x000000000034fac0)
bounce: [0x00000000bfc10000, 0x00000000bfc9997f, 0x00000000bfe5fac0)
Post relocation: addr: 0x00000000bfc10000 memsz: 0x000000000024fac0 filesz: 0x000000000008997f
using LZMA
[ 0xbfc10000, bfe5fac0, 0xbfe5fac0) <- fff5eb70
dest bfc10000, end bfe5fac0, bouncebuffer bfc10000
move suffix around: from bfc4c9f0, to 13c9f0, amount: 2130d0
Loaded segments
BS: Exiting BS_PAYLOAD_LOAD state.
BS: BS_PAYLOAD_LOAD times (us): entry 0 run 295663 exit 0
BS: Entering BS_PAYLOAD_BOOT state.
PCH watchdog disabled
Jumping to boot code at 00008200(bfe9d000)
CPU0: stack: 00133000 - 00134000, lowest used address 00133a30, stack used: 1488 bytes
entry = 0x00008200
lb_start = 0x00100000
lb_size = 0x0003c9f0
buffer = 0xbfc10000
[ 0.000000] Initializing cgroup subsys cpuset
[ 0.000000] Initializing cgroup subsys cpu
[ 0.000000] Initializing cgroup subsys cpuacct
[ 0.000000] Linux version 4.1.11-DEBUG (iru at T420) (gcc version 5.2.0 (GCC) ) #2 SMP Mon Oct 26 12:36:07 CST 2015
[ 0.000000] Command line: BOOT_IMAGE=/boot/vmlinuz-linux root=/dev/sda1
[ 0.000000] e820: BIOS-provided physical RAM map:
[ 0.000000] BIOS-e820: [mem 0x0000000000000000-0x0000000000000fff] type 16
[ 0.000000] BIOS-e820: [mem 0x0000000000001000-0x000000000009ffff] usable
[ 0.000000] BIOS-e820: [mem 0x00000000000a0000-0x00000000000fffff] reserved
[ 0.000000] BIOS-e820: [mem 0x0000000000100000-0x000000001fffffff] usable
[ 0.000000] BIOS-e820: [mem 0x0000000020000000-0x00000000201fffff] reserved
[ 0.000000] BIOS-e820: [mem 0x0000000020200000-0x000000003fffffff] usable
[ 0.000000] BIOS-e820: [mem 0x0000000040000000-0x00000000401fffff] reserved
[ 0.000000] BIOS-e820: [mem 0x0000000040200000-0x00000000bfe9cfff] usable
[ 0.000000] BIOS-e820: [mem 0x00000000bfe9d000-0x00000000bfffffff] type 16
[ 0.000000] BIOS-e820: [mem 0x00000000c0000000-0x00000000c29fffff] reserved
[ 0.000000] BIOS-e820: [mem 0x00000000f0000000-0x00000000f3ffffff] reserved
[ 0.000000] BIOS-e820: [mem 0x0000000100000000-0x000000013b5fffff] usable
[ 0.000000] console [earlydbg0] enabled
[ 0.000000] NX (Execute Disable) protection: active
[ 0.000000] SMBIOS 2.7 present.
[ 0.000000] e820: last_pfn = 0x13b600 max_arch_pfn = 0x400000000
[ 0.000000] PAT configuration [0-7]: WB WC UC- UC WB WC UC- UC
[ 0.000000] e820: last_pfn = 0xbfe9d max_arch_pfn = 0x400000000
[ 0.000000] Scanning 1 areas for low memory corruption
[ 0.000000] init_memory_mapping: [mem 0x00000000-0x000fffff]
[ 0.000000] init_memory_mapping: [mem 0x13b400000-0x13b5fffff]
[ 0.000000] init_memory_mapping: [mem 0x120000000-0x13b3fffff]
[ 0.000000] init_memory_mapping: [mem 0x100000000-0x11fffffff]
[ 0.000000] init_memory_mapping: [mem 0x00100000-0x1fffffff]
[ 0.000000] init_memory_mapping: [mem 0x20200000-0x3fffffff]
[ 0.000000] init_memory_mapping: [mem 0x40200000-0xbfe9cfff]
[ 0.000000] ACPI: Early table checksum verification disabled
[ 0.000000] ACPI: RSDP 0x00000000000F0000 000024 (v02 CORE )
[ 0.000000] ACPI: XSDT 0x00000000BFEB90E0 000054 (v01 CORE COREBOOT 00000000 CORE 00000000)
[ 0.000000] ACPI: FACP 0x00000000BFEBC730 0000F4 (v04 CORE COREBOOT 00000000 CORE 00000000)
[ 0.000000] ACPI: DSDT 0x00000000BFEB9280 0034B0 (v02 COREv4 COREBOOT 20110725 INTL 20150619)
[ 0.000000] ACPI: FACS 0x00000000BFEB9240 000040
[ 0.000000] ACPI: FACS 0x00000000BFEB9240 000040
[ 0.000000] ACPI: SSDT 0x00000000BFEBC830 001468 (v02 CORE COREBOOT 0000002A CORE 0000002A)
[ 0.000000] ACPI: MCFG 0x00000000BFEBDCA0 00003C (v01 CORE COREBOOT 00000000 CORE 00000000)
[ 0.000000] ACPI: TCPA 0x00000000BFEBDCE0 000032 (v02 CORE COREBOOT 00000000 CORE 00000000)
[ 0.000000] ACPI: APIC 0x00000000BFEBDD20 00006C (v01 CORE COREBOOT 00000000 CORE 00000000)
[ 0.000000] ACPI: HPET 0x00000000BFEBDD90 000038 (v01 CORE COREBOOT 00000000 CORE 00000000)
[ 0.000000] No NUMA configuration found
[ 0.000000] Faking a node at [mem 0x0000000000000000-0x000000013b5fffff]
[ 0.000000] NODE_DATA(0) allocated [mem 0x13b5fb000-0x13b5fefff]
[ 0.000000] Zone ranges:
[ 0.000000] DMA [mem 0x0000000000001000-0x0000000000ffffff]
[ 0.000000] DMA32 [mem 0x0000000001000000-0x00000000ffffffff]
[ 0.000000] Normal [mem 0x0000000100000000-0x000000013b5fffff]
[ 0.000000] Movable zone start for each node
[ 0.000000] Early memory node ranges
[ 0.000000] node 0: [mem 0x0000000000001000-0x000000000009ffff]
[ 0.000000] node 0: [mem 0x0000000000100000-0x000000001fffffff]
[ 0.000000] node 0: [mem 0x0000000020200000-0x000000003fffffff]
[ 0.000000] node 0: [mem 0x0000000040200000-0x00000000bfe9cfff]
[ 0.000000] node 0: [mem 0x0000000100000000-0x000000013b5fffff]
[ 0.000000] Initmem setup node 0 [mem 0x0000000000001000-0x000000013b5fffff]
[ 0.000000] Reserving Intel graphics stolen memory at 0xc0a00000-0xc29fffff
[ 0.000000] ACPI: PM-Timer IO Port: 0x508
[ 0.000000] IOAPIC[0]: apic_id 2, version 32, address 0xfec00000, GSI 0-23
[ 0.000000] ACPI: INT_SRC_OVR (bus 0 bus_irq 0 global_irq 2 dfl dfl)
[ 0.000000] ACPI: INT_SRC_OVR (bus 0 bus_irq 9 global_irq 9 high level)
[ 0.000000] Using ACPI (MADT) for SMP configuration information
[ 0.000000] ACPI: HPET id: 0x8086a701 base: 0xfed00000
[ 0.000000] smpboot: Allowing 4 CPUs, 0 hotplug CPUs
[ 0.000000] e820: [mem 0xc2a00000-0xefffffff] available for PCI devices
[ 0.000000] clocksource refined-jiffies: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 6370452778343963 ns
[ 0.000000] setup_percpu: NR_CPUS:128 nr_cpumask_bits:128 nr_cpu_ids:4 nr_node_ids:1
[ 0.000000] PERCPU: Embedded 33 pages/cpu @ffff88013b200000 s94616 r8192 d32360 u524288
[ 0.000000] Built 1 zonelists in Node order, mobility grouping on. Total pages: 1011930
[ 0.000000] Policy zone: Normal
[ 0.000000] Kernel command line: root=/dev/sda2 earlyprintk='dbgp,keep'
[ 0.000000] PID hash table entries: 4096 (order: 3, 32768 bytes)
[ 0.000000] xsave: enabled xstate_bv 0x7, cntxt size 0x340 using standard form
[ 0.000000] Memory: 3961652K/4112624K available (8660K kernel code, 1195K rwdata, 2644K rodata, 1204K init, 1156K bss, 150972K reserved, 0K cma-reserved)
[ 0.000000] SLUB: HWalign=64, Order=0-3, MinObjects=0, CPUs=4, Nodes=1
[ 0.000000] Hierarchical RCU implementation.
[ 0.000000] Additional per-CPU info printed with stalls.
[ 0.000000] RCU restricting CPUs from NR_CPUS=128 to nr_cpu_ids=4.
[ 0.000000] RCU: Adjusting geometry for rcu_fanout_leaf=16, nr_cpu_ids=4
[ 0.000000] NR_IRQS:8448 nr_irqs:456 16
[ 0.000000] Console: colour dummy device 80x25
[ 0.000000] console [tty0] enabled
[ 0.000000] clocksource hpet: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 133484882848 ns
[ 0.000000] tsc: Fast TSC calibration using PIT
[ 0.000000] tsc: Detected 2491.814 MHz processor
[ 0.000031] Calibrating delay loop (skipped), value calculated using timer frequency.. 4985.27 BogoMIPS (lpj=8306046)
[ 0.002001] pid_max: default: 32768 minimum: 301
[ 0.002888] ACPI: Core revision 20150410
[ 0.006329] ACPI: All ACPI Tables successfully acquired
[ 0.007393] Security Framework initialized
[ 0.008365] Dentry cache hash table entries: 524288 (order: 10, 4194304 bytes)
[ 0.010729] Inode-cache hash table entries: 262144 (order: 9, 2097152 bytes)
[ 0.012493] Mount-cache hash table entries: 8192 (order: 4, 65536 bytes)
[ 0.013756] Mountpoint-cache hash table entries: 8192 (order: 4, 65536 bytes)
[ 0.015324] Initializing cgroup subsys blkio
[ 0.016142] Initializing cgroup subsys memory
[ 0.017009] Initializing cgroup subsys devices
[ 0.017879] Initializing cgroup subsys freezer
[ 0.018762] Initializing cgroup subsys net_cls
[ 0.019647] CPU: Physical Processor ID: 0
[ 0.020378] CPU: Processor Core ID: 0
[ 0.021133] mce: CPU supports 7 MCE banks
[ 0.021889] CPU0: Thermal monitoring enabled (TM1)
[ 0.022768] process: using mwait in idle threads
[ 0.023631] Last level iTLB entries: 4KB 512, 2MB 8, 4MB 8
[ 0.024629] Last level dTLB entries: 4KB 512, 2MB 32, 4MB 32, 1GB 0
[ 0.026210] Freeing SMP alternatives memory: 28K (ffffffff82059000 - ffffffff82060000)
[ 0.027723] ftrace: allocating 29658 entries in 116 pages
[ 0.043605] x2apic: IRQ remapping doesn't support X2APIC mode
[ 0.045062] ..TIMER: vector=0x30 apic1=0 pin1=2 apic2=-1 pin2=-1
[ 0.079152] smpboot: CPU0: Intel(R) Core(TM) i5-2520M CPU @ 2.50GHz (fam: 06, model: 2a, stepping: 07)
[ 0.081037] Performance Events: PEBS fmt1+, 16-deep LBR, SandyBridge events, full-width counters, Intel PMU driver.
[ 0.083267] ... version: 3
[ 0.084015] ... bit width: 48
[ 0.084765] ... generic registers: 4
[ 0.085515] ... value mask: 0000ffffffffffff
[ 0.086516] ... max period: 0000ffffffffffff
[ 0.087514] ... fixed-purpose events: 3
[ 0.088266] ... event mask: 000000070000000f
[ 0.089785] x86: Booting SMP configuration:
[ 0.090519] .... node #0, CPUs: #1
[ 0.104581] NMI watchdog: enabled on all CPUs, permanently consumes one hw-PMU counter.
[ 0.106214] #2 #3
[ 0.132909] x86: Booted up 1 node, 4 CPUs
[ 0.133773] smpboot: Total of 4 processors activated (19942.11 BogoMIPS)
[ 0.137780] devtmpfs: initialized
[ 0.141966] clocksource jiffies: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 6370867519511994 ns
[ 0.143719] xor: automatically using best checksumming function:
[ 0.178124] avx : 24067.200 MB/sec
[ 0.178784] pinctrl core: initialized pinctrl subsystem
[ 0.179817] RTC time: 15:17:53, date: 10/27/15
[ 0.180757] NET: Registered protocol family 16
[ 0.194874] cpuidle: using governor ladder
[ 0.208211] cpuidle: using governor menu
[ 0.208934] ACPI: bus type PCI registered
[ 0.209662] acpiphp: ACPI Hot Plug PCI Controller Driver version: 0.5
[ 0.210938] PCI: MMCONFIG for domain 0000 [bus 00-3f] at [mem 0xf0000000-0xf3ffffff] (base 0xf0000000)
[ 0.212665] PCI: MMCONFIG at [mem 0xf0000000-0xf3ffffff] reserved in E820
[ 0.213971] PCI: Using configuration type 1 for base access
[ 0.215077] perf_event_intel: PMU erratum BJ122, BV98, HSD29 worked around, HT is on
[ 0.286575] raid6: sse2x1 gen() 6684 MB/s
[ 0.343260] raid6: sse2x1 xor() 5343 MB/s
[ 0.399948] raid6: sse2x2 gen() 8423 MB/s
[ 0.456633] raid6: sse2x2 xor() 6108 MB/s
[ 0.513321] raid6: sse2x4 gen() 9769 MB/s
[ 0.570007] raid6: sse2x4 xor() 7329 MB/s
[ 0.570843] raid6: using algorithm sse2x4 gen() 9769 MB/s
[ 0.571844] raid6: .... xor() 7329 MB/s, rmw enabled
[ 0.572845] raid6: using ssse3x2 recovery algorithm
[ 0.573772] ACPI: Added _OSI(Module Device)
[ 0.574468] ACPI: Added _OSI(Processor Device)
[ 0.575344] ACPI: Added _OSI(3.0 _SCP Extensions)
[ 0.576219] ACPI: Added _OSI(Processor Aggregator Device)
[ 0.579831] ACPI : EC: EC started
[ 0.580394] ACPI: Interpreter enabled
[ 0.581103] ACPI Exception: AE_NOT_FOUND, While evaluating Sleep State [\_S1_] (20150410/hwxface-580)
[ 0.582973] ACPI Exception: AE_NOT_FOUND, While evaluating Sleep State [\_S2_] (20150410/hwxface-580)
[ 0.584856] ACPI: (supports S0 S3 S5)
[ 0.585596] ACPI: Using IOAPIC for interrupt routing
[ 0.586617] PCI: Using host bridge windows from ACPI; if necessary, use "pci=nocrs" and report a bug
[ 0.591871] ACPI: PCI Root Bridge [PCI0] (domain 0000 [bus 00-ff])
[ 0.592975] acpi PNP0A08:00: _OSC: OS supports [ExtendedConfig ASPM ClockPM Segments MSI]
[ 0.594512] acpi PNP0A08:00: _OSC: OS now controls [PCIeHotplug PME AER PCIeCapability]
[ 0.596030] acpi PNP0A08:00: [Firmware Info]: MMCONFIG for domain 0000 [bus 00-3f] only partially covers this bridge
[ 0.598102] PCI host bridge to bus 0000:00
[ 0.598851] pci_bus 0000:00: root bus resource [bus 00-ff]
[ 0.599851] pci_bus 0000:00: root bus resource [io 0x0000-0x0cf7 window]
[ 0.601101] pci_bus 0000:00: root bus resource [io 0x0d00-0xffff window]
[ 0.602349] pci_bus 0000:00: root bus resource [mem 0x000a0000-0x000bffff window]
[ 0.603727] pci_bus 0000:00: root bus resource [mem 0x000c0000-0x000c3fff window]
[ 0.605100] pci_bus 0000:00: root bus resource [mem 0x000c4000-0x000c7fff window]
[ 0.606474] pci_bus 0000:00: root bus resource [mem 0x000c8000-0x000cbfff window]
[ 0.607853] pci_bus 0000:00: root bus resource [mem 0x000cc000-0x000cffff window]
[ 0.609226] pci_bus 0000:00: root bus resource [mem 0x000d0000-0x000d3fff window]
[ 0.610600] pci_bus 0000:00: root bus resource [mem 0x000d4000-0x000d7fff window]
[ 0.611978] pci_bus 0000:00: root bus resource [mem 0x000d8000-0x000dbfff window]
[ 0.613350] pci_bus 0000:00: root bus resource [mem 0x000dc000-0x000dffff window]
[ 0.614727] pci_bus 0000:00: root bus resource [mem 0x000e0000-0x000e3fff window]
[ 0.616102] pci_bus 0000:00: root bus resource [mem 0x000e4000-0x000e7fff window]
[ 0.617477] pci_bus 0000:00: root bus resource [mem 0x000e8000-0x000ebfff window]
[ 0.618853] pci_bus 0000:00: root bus resource [mem 0x000ec000-0x000effff window]
[ 0.620229] pci_bus 0000:00: root bus resource [mem 0x000f0000-0x000fffff window]
[ 0.621602] pci_bus 0000:00: root bus resource [mem 0xc2a00000-0xefffffff window]
[ 0.622978] pci_bus 0000:00: root bus resource [mem 0xfed40000-0xfed44fff window]
[ 0.624921] pci 0000:00:1a.0: System wakeup disabled by ACPI
[ 0.626136] pci 0000:00:1b.0: System wakeup disabled by ACPI
[ 0.627869] pci 0000:00:1d.0: System wakeup disabled by ACPI
[ 0.634432] pci 0000:00:1c.0: PCI bridge to [bus 01]
[ 0.635412] pci 0000:00:1c.1: PCI bridge to [bus 02]
[ 0.636510] pci 0000:03:00.0: MMC controller base frequency changed to 50Mhz.
[ 0.644558] pci 0000:00:1c.3: PCI bridge to [bus 03]
[ 0.645631] ACPI: PCI Interrupt Link [LNKA] (IRQs 3 4 5 6 7 10 12 14 15) *11
[ 0.648024] ACPI: PCI Interrupt Link [LNKB] (IRQs 3 4 5 6 7 *11 12 14 15)
[ 0.650268] ACPI: PCI Interrupt Link [LNKC] (IRQs 3 4 5 6 7 10 12 14 15) *11
[ 0.652643] ACPI: PCI Interrupt Link [LNKD] (IRQs 3 4 5 6 7 *11 12 14 15)
[ 0.654892] ACPI: PCI Interrupt Link [LNKE] (IRQs 3 4 5 6 7 10 12 14 15) *11
[ 0.657267] ACPI: PCI Interrupt Link [LNKF] (IRQs 3 4 5 6 7 *11 12 14 15)
[ 0.659519] ACPI: PCI Interrupt Link [LNKG] (IRQs 3 4 5 6 7 10 12 14 15) *11
[ 0.661894] ACPI: PCI Interrupt Link [LNKH] (IRQs 3 4 5 6 7 *11 12 14 15)
[ 0.664602] ACPI: Enabled 1 GPEs in block 00 to 3F
[ 0.665710] ACPI : EC: GPE = 0x11, I/O: command/status = 0x66, data = 0x62
[ 0.666924] vgaarb: setting as boot device: PCI:0000:00:02.0
[ 0.667985] vgaarb: device added: PCI:0000:00:02.0,decodes=io+mem,owns=io+mem,locks=none
[ 0.669490] vgaarb: loaded
[ 0.669986] vgaarb: bridge control possible 0000:00:02.0
[ 0.671044] SCSI subsystem initialized
[ 0.671762] Linux video capture interface: v2.00
[ 0.672617] pps_core: LinuxPPS API ver. 1 registered
[ 0.673613] pps_core: Software ver. 5.3.6 - Copyright 2005-2007 Rodolfo Giometti <giometti at linux.it>
[ 0.675365] PTP clock support registered
[ 0.676129] EDAC MC: Ver: 3.0.0
[ 0.676888] Advanced Linux Sound Architecture Driver Initialized.
[ 0.677990] PCI: Using ACPI for IRQ routing
[ 0.680497] NetLabel: Initializing
[ 0.681111] NetLabel: domain hash size = 128
[ 0.681989] NetLabel: protocols = UNLABELED CIPSOv4
[ 0.682998] NetLabel: unlabeled traffic allowed by default
[ 0.684009] hpet0: at MMIO 0xfed00000, IRQs 2, 8, 0, 0, 0, 0, 0, 0
[ 0.685864] hpet0: 8 comparators, 64-bit 14.318180 MHz counter
[ 0.689013] Switched to clocksource hpet
[ 0.697454] pnp: PnP ACPI init
[ 0.698077] system 00:00: [mem 0xfed1c000-0xfed1ffff] has been reserved
[ 0.699250] system 00:00: [mem 0xfed10000-0xfed17fff] has been reserved
[ 0.700491] system 00:00: [mem 0xfed18000-0xfed18fff] has been reserved
[ 0.701742] system 00:00: [mem 0xfed19000-0xfed19fff] has been reserved
[ 0.702996] system 00:00: [mem 0xf0000000-0xf3ffffff] has been reserved
[ 0.704241] system 00:00: [mem 0xfed20000-0xfed3ffff] has been reserved
[ 0.705492] system 00:00: [mem 0xfed40000-0xfed44fff] has been reserved
[ 0.706747] system 00:00: [mem 0xfed45000-0xfed8ffff] has been reserved
[ 0.707991] system 00:00: [mem 0x20000000-0x201fffff] has been reserved
[ 0.709248] system 00:00: [mem 0x40000000-0x401fffff] has been reserved
[ 0.710891] system 00:01: [mem 0xfed00000-0xfed003ff] has been reserved
[ 0.712156] system 00:02: [io 0x0500-0x057f] could not be reserved
[ 0.713250] system 00:02: [io 0x0480-0x04bf] has been reserved
[ 0.714472] pnp: PnP ACPI: found 6 devices
[ 0.721586] clocksource acpi_pm: mask: 0xffffff max_cycles: 0xffffff, max_idle_ns: 2085701024 ns
[ 0.723160] pci 0000:00:1c.0: PCI bridge to [bus 01]
[ 0.724125] pci 0000:00:1c.0: bridge window [mem 0xe1800000-0xe18fffff]
[ 0.725375] pci 0000:00:1c.1: PCI bridge to [bus 02]
[ 0.726385] pci 0000:00:1c.3: PCI bridge to [bus 03]
[ 0.727371] pci 0000:00:1c.3: bridge window [io 0x2000-0x2fff]
[ 0.728499] pci 0000:00:1c.3: bridge window [mem 0xe0000000-0xe08fffff]
[ 0.729755] pci 0000:00:1c.3: bridge window [mem 0xe0c00000-0xe13fffff 64bit pref]
[ 0.731316] NET: Registered protocol family 2
[ 0.732295] TCP established hash table entries: 32768 (order: 6, 262144 bytes)
[ 0.733713] TCP bind hash table entries: 32768 (order: 7, 524288 bytes)
[ 0.734973] TCP: Hash tables configured (established 32768 bind 32768)
[ 0.736153] UDP hash table entries: 2048 (order: 4, 65536 bytes)
[ 0.737263] UDP-Lite hash table entries: 2048 (order: 4, 65536 bytes)
[ 0.738536] NET: Registered protocol family 1
[ 0.739903] PCI-DMA: Using software bounce buffering for IO (SWIOTLB)
[ 0.741067] software IO TLB [mem 0xbbe9d000-0xbfe9d000] (64MB) mapped at [ffff8800bbe9d000-ffff8800bfe9cfff]
[ 0.743064] RAPL PMU detected, API unit is 2^-32 Joules, 3 fixed counters 163840 ms ovfl timer
[ 0.744606] hw unit of domain pp0-core 2^-16 Joules
[ 0.745393] hw unit of domain package 2^-16 Joules
[ 0.746190] hw unit of domain pp1-gpu 2^-16 Joules
[ 0.747047] microcode: CPU0 sig=0x206a7, pf=0x10, revision=0x29
[ 0.748091] microcode: CPU1 sig=0x206a7, pf=0x10, revision=0x29
[ 0.749142] microcode: CPU2 sig=0x206a7, pf=0x10, revision=0x29
[ 0.750187] microcode: CPU3 sig=0x206a7, pf=0x10, revision=0x29
[ 0.751258] microcode: Microcode Update Driver: v2.00 <tigran at aivazian.fsnet.co.uk>, Peter Oruba
[ 0.753015] Scanning for low memory corruption every 60 seconds
[ 0.754257] futex hash table entries: 1024 (order: 4, 65536 bytes)
[ 0.755721] HugeTLB registered 2 MB page size, pre-allocated 0 pages
[ 0.758381] zpool: loaded
[ 0.758794] zbud: loaded
[ 0.759365] VFS: Disk quotas dquot_6.6.0
[ 0.760061] VFS: Dquot-cache hash table entries: 512 (order 0, 4096 bytes)
[ 0.761518] SGI XFS with ACLs, security attributes, realtime, no debug enabled
[ 0.763335] Block layer SCSI generic (bsg) driver version 0.4 loaded (major 250)
[ 0.764657] io scheduler noop registered
[ 0.765326] io scheduler cfq registered (default)
[ 0.766620] pcieport 0000:00:1c.0: Signaling PME through PCIe PME interrupt
[ 0.767784] pci 0000:01:00.0: Signaling PME through PCIe PME interrupt
[ 0.768966] pcieport 0000:00:1c.1: Signaling PME through PCIe PME interrupt
[ 0.770162] pcieport 0000:00:1c.3: Signaling PME through PCIe PME interrupt
[ 0.771326] pci 0000:03:00.0: Signaling PME through PCIe PME interrupt
[ 0.772503] pci_hotplug: PCI Hot Plug PCI Core version: 0.5
[ 0.773452] pciehp 0000:00:1c.3:pcie04: Slot #0 AttnBtn- AttnInd- PwrInd- PwrCtrl- MRL- Interlock- NoCompl+ LLActRep+
[ 0.775402] pciehp: PCI Express Hot Plug Controller Driver version: 0.4
[ 0.776787] input: Sleep Button as /devices/LNXSYSTM:00/LNXSYBUS:00/PNP0A08:00/device:1f/PNP0C09:00/PNP0C0E:00/input/input0
[ 0.778704] ACPI: Sleep Button [SLPB]
[ 0.779407] input: Lid Switch as /devices/LNXSYSTM:00/LNXSYBUS:00/PNP0A08:00/device:1f/PNP0C09:00/PNP0C0D:00/input/input1
[ 0.781431] ACPI: Lid Switch [LID]
[ 0.782010] input: Power Button as /devices/LNXSYSTM:00/LNXPWRBN:00/input/input2
[ 0.783306] ACPI: Power Button [PWRF]
[ 0.784002] GHES: HEST is not enabled!
[ 0.784704] Serial: 8250/16550 driver, 4 ports, IRQ sharing disabled
[ 1.749208] tsc: Refined TSC clocksource calibration: 2491.905 MHz
[ 1.750248] clocksource tsc: mask: 0xffffffffffffffff max_cycles: 0x23eb5abbd7b, max_idle_ns: 440795277677 ns
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 819 bytes
Desc: not available
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20151027/7dd35029/attachment-0001.asc>
More information about the coreboot
mailing list