[coreboot] Moving forward with armv7: Word-sized/half-word-sized memory operations for 32/16 bit read/write

Paul Kocialkowski contact at paulk.fr
Thu Oct 15 22:02:45 CEST 2015

For nearly a month, a few people (includign myself) have been arguing
over http://review.coreboot.org/#/c/11698/

So far, we've investigated two solutions:
* inline assembly
* __builtin_assume_aligned builtin

Each solution has its pros and cons, I'm not going to move that
discussion here.

However, I would like to suggest another solution: reverting the
toolchain built by crossgcc-arm to GCC 4.9.0, where everything works
fine. That would only be for ARM, since GCC 4.9.0 apparently breaks
RISC-V support and wasn't reported to misbehave on other architectures.

I wish to use the toolchain for rebuilding the cros EC firmware
(especially important for libreboot) and GCC 5.2.0 is causing run-time
errors that are apparently not even of the same nature as the problem
discussed in code review.

Would this be an agreeable solution until everything is sorted out in
gcc upstream?

Paul Kocialkowski, Replicant developer

Replicant is a fully free Android distribution running on several
devices, a free software mobile operating system putting the emphasis on
freedom and privacy/security.

Website: https://www.replicant.us/
Blog: https://blog.replicant.us/
Wiki/tracker/forums: https://redmine.replicant.us/

-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 819 bytes
Desc: This is a digitally signed message part
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20151015/5b0b24da/attachment.asc>

More information about the coreboot mailing list