[coreboot] x230 - vgabios

Michael Gerlach n3ph at terminal21.de
Sat May 23 01:06:17 CEST 2015


-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA1

Log has:

GET_VBIOS: 7b46 3714 8b a2 e9
VBIOS not found.

If i am correct this comes from
src/northbridge/intel/sandybridge/acpi.c line 95:

        printk(BIOS_DEBUG, "GET_VBIOS: %x %x %x %x %x\n",
                oprom->signature, pcir->vendor, pcir->classcode[0],
                pcir->classcode[1], pcir->classcode[2]);

But Signature should be 0x55aa:

./romheaders /home/n3ph/Stuff/coreboot/x230/files/vgabios.bin

Image 1:
PCI Expansion ROM Header:
  Signature: 0x55aa (Ok)
  CPU unique data: 0x80 0xe9 0x78 0xea 0x30 0x30 0x30 0x30
                   0x30 0x30 0x30 0x30 0x30 0x30 0x30 0x30
  Pointer to PCI Data Structure: 0x0040

PCI Data Structure:
  Signature: 0x50434952 'PCIR' (Ok)
  Vendor ID: 0x8086
  Device ID: 0x0106
  Vital Product Data:  0x001c
  PCI Data Structure Length: 0x001c (28 bytes)
  PCI Data Structure Revision: 0x03
  Class Code: 0x030000 (VGA Display controller)
  Image Length: 0x0080 blocks (65536 bytes)
  Revision Level of Code/Data: 0x0000
  Code Type: 0x00 (Intel x86)
  Last-Image Flag: 0x80 (last image in rom)
  Reserved: 0x8000

Platform specific data for x86 compliant option rom:
  Initialization Size: 0x80 (65536 bytes)
  Entry point for INIT function: 0xea7e



well...




On 05/23/15 00:35, Michael Gerlach wrote:
> Greetings,
> 
> i am trying to get coreboot running on x230 and have some trouble 
> regarding the execution of the vga option rom.
> 
> As far as i understand seabios should load all option roms existing
> in cbfs, but it won't.
> 
> Only if i set CONFIG_VGA_ROM_RUN=y vga option rom gets loaded but 
> whether coreboot nor seabios output is displayed. Only a blinking
> cursor idles until boot continues.
> 
> 
> coreboot.rom: 12288 kB, bootblocksize 1936, romsize 12582912,
> offset 0xb00000 alignment: 64 bytes, architecture: x86
> 
> Name                           Offset     Type         Size 
> cmos.default                   0xb00000   cmos_default 256 
> cmos_layout.bin                0xb00140   cmos_layout  1984 
> pci8086,0166.rom               0xb00940   optionrom    65536 
> cpu_microcode_blob.bin         0xb10980   microcode    22528 config
> 0xb16200   raw          5457 revision
> 0xb17780   raw          570 (empty)                        0xb17a00
> null         34136 fallback/romstage              0xb1ff80   stage
> 73116 fallback/ramstage              0xb31d80   stage        74814 
> fallback/payload               0xb44200   payload      55077 
> pci8086,1502.rom               0xb51980   raw          61952 
> bootsplash.jpg                 0xb60bc0   raw          59966 
> (empty)                        0xb6f640   null         461144 
> mrc.cache                      0xbdffc0   mrc_cache    65536 
> (empty)                        0xbf0000   null         63512
> 
> 
> Any idea what is going wrong here?
> 
> 
> Best regards,
> 
> 
> n3ph
> 
> 
> 


- -- 
Bitte benutzt GPG: http://de.wikipedia.org/wiki/GNU_Privacy_Guard



-----BEGIN PGP SIGNATURE-----
Version: GnuPG v2

iQEcBAEBAgAGBQJVX7ZoAAoJEE1l5S41evqai8kH/0nNGEejqjKAbsMKmvxIltAb
jif0Ibx7VxGsaP10bqmKmWowb92zDisLG6v5mEfPBFXgCsSceQMib9WZep31t+Nu
1v1FLdnH/vYylrU4eVvqoHXBvSFnj9EcW/5vwQvkQTWALQYmoVCRw7fqUk3SliEc
qa0BNOGV7vR4LLzNF7tAzY6hQd/QhmUHdWhRHxh9s5OVsKqvvRXrAGGPUBDWwNUj
nHzoC7hNcFOiWbm4kf5lPPA6jkDCda8ZcN1wz2XLlT7C6FwuP8WoB+B2Pjh5knsq
b3staP46IaJRpqwCBvyYYjPNeWZY87lwNMQ0iollTsRZlcOT55Q6eKBwuqoIP7U=
=xlXX
-----END PGP SIGNATURE-----



More information about the coreboot mailing list