[coreboot] SPD CRC failed
Michael Gerlach
n3ph at terminal21.de
Wed May 20 19:46:30 CEST 2015
-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA1
I guess this check is done by Lenovo BIOS in a different way?
Because this board+ram has no problems booting with vendor BIOS...
Unfortunately I do not have any other DDR3 modules to test.
Best regards,
n3ph
On 05/20/15 19:20, Vadim Bendebury wrote:
> SPD is some data saved on the memory module, available to the
> processor to read to find out memory properies. These data are
> protected by a check code (CRC) which allows the CPU to verify
> that it read the data correctly. Apparently this check is failing
> in your case.
>
> Some likely reasons could be a noisy i2c interface (used to read
> SPD) or someone writing the SPD storage on memory module(s) and
> corrupteding it.
>
> --vb
>
>
> On Wed, May 20, 2015 at 8:51 AM, Michael Gerlach
> <n3ph at terminal21.de> wrote: Hi all,
>
> i was testing coreboot on lenovo x230 with 2x8G DDR3.. Seems like
> there are some issues regarding the size of the modules..
>
> http://pastebin.com/mLcS6vhQ
>
> Best regards,
>
>
> n3ph
>>
>> -- coreboot mailing list: coreboot at coreboot.org
>> http://www.coreboot.org/mailman/listinfo/coreboot
>
- --
Bitte benutzt GPG: http://de.wikipedia.org/wiki/GNU_Privacy_Guard
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v2
iQEcBAEBAgAGBQJVXMh0AAoJEE1l5S41evqarKYIALphxsdF9WcQ4g+p561oG6TK
VM0c3uRZF+TtISKZ+9h4zbBEISezcYWae0Fyvw6dm3xNzNn6u70aAsYvCXHFHgnu
kk/hWxxSN8wIjWha4DZOmHxRxczMJF5cXsPIEWazIU1ftgnid37Ce2JEViDtGMX5
LGB+yKY5L32hkWzUo2g/Ob1A5TdX80ESsAWlxHaWbqRCn0j7BC1o7UT48DfaKAuv
wi5mQnW4L+X8r+q9t1f0nv2mGHeGRlU8rXmJ0d+dExAwdPZz+EW4NPHY2brMBT3a
1xh+OVAKkaJXL4ZI1TyaaODRltHDRrZ63g3laVOJR4k6+sA2rI6Q+1DUznhFB6k=
=Qthr
-----END PGP SIGNATURE-----
More information about the coreboot
mailing list