[coreboot] [Mohon Peak] Console output on external UARTs behind PCIe

Marc Jones marcj303 at gmail.com
Fri Mar 6 19:01:43 CET 2015


Hi Patrick,

You can look at the Oxford pcie card and 8250MEM drivers for reference:
src/drivers/uart/oxpcie*
src/drivers/uart/uart8250mem*

Marc



On Fri, Mar 6, 2015 at 9:37 AM Patrick Agrain <
patrick.agrain at alcatel-lucent.com> wrote:

> Hello everybody,
>
> Do you think that it would be possible to output the console messages
> from coreboot (seabios) on another UART port (strapped to be visible on
> Memory-based space or IO Space) connected on a PCIe slot ?
>
> I've purchased a StarTech UART board with an OXPCIe952 chip, with the
> same IDs as visible in ./src/drivers/uart/oxpcie.c.
>
> On
> http://www.coreboot.org/Serial_console#PCIe.2FMini_PCIe_based_serial_cards
> ,
> what is behind the sentence:
> "In order to use the card for romstage debugging, minimal setup of the
> PCIe bridge and the MPEX2S952 have to be added to romstage.c" ?
>
> Thanks in advance.
> Best regards,
> Patrick Agrain
>
> --
> coreboot mailing list: coreboot at coreboot.org
> http://www.coreboot.org/mailman/listinfo/coreboot
>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20150306/b7b01ebc/attachment.html>


More information about the coreboot mailing list