[coreboot] Could not find a bounce buffer tested in minnowmax

Aaron Durbin adurbin at chromium.org
Wed Sep 17 14:26:14 CEST 2014


On Wed, Sep 17, 2014 at 4:29 AM, DM365 <1395158558 at qq.com> wrote:
>     I'm trying to investigate Coreboot and intel FSP in minnowmax board
> ,followed by
> "http://review.coreboot.org/gitweb?p=coreboot.git;a=commit;h=e6df041b8bf8e37debc0d6a871080b64eea7a372".‍‍
>
>     But ,the uart log show :
>
>     Payload being loaded below 1MiB without region being marked as RAM
> usable.
>     Could not find a bounce buffer...
>     Could not load payload‍
>
>
>
>     The whole debug log is:
>
>
> POST: 0x4a
> romstage_main_continue status: 0  hob_list_ptr: 7bb20000
> FSP Status: 0x0
> Baytrail Chip Variant: Bay Trail-I (ISG/embedded)
> MRC v0.90
> 1 channels of DDR3 @ 1066MHz
> POST: 0x4b
> POST: 0x4c
> POST: 0x4d
> CBMEM: root @ 7baff000 254 entries.
> POST: 0x4e
> POST: 0x4f
> Trying CBFS ramstage loader.
> CBFS: loading stage fallback/ramstage @ 0x100000 (270384 bytes), entry @
> 0x100000
> POST: 0x80
> POST: 0x39
> coreboot-4.0-6880-ga4a44a7 Tue Sep 16 23:46:12 PDT 2014 booting...
> POST: 0x40
> clocks_per_usec: 1333
> CBMEM: recovering 3/254 entries from root @ 7baff000
> Moving GDT to 7bafc000...ok
> POST: 0x70
> BS: BS_PRE_DEVICE times (us): entry 8070 run 1170 exit 0
> POST: 0x71
> CPUID: 00030673
> Cores: 2
> Revision ID: 0c
> Stepping: B3
> msr(17) = 0000000c90040a38
> msr(ce) = 0000040000000a00
> BS: BS_DEV_INIT_CHIPS times (us): entry 0 run 12482 exit 0
> POST: 0x72
> Enumerating buses...
> enable_dev(Intel BayTrail SoC, 7)
> CPU_CLUSTER: 0 enabled
> enable_dev(Intel BayTrail SoC, 6)
> DOMAIN: 0000 enabled
> PCI: pci_scan_bus for bus 00
> POST: 0x24
> enable_dev(Intel BayTrail SoC, 2)
> PCI: 00:00.0 [8086/0000] enabled
> enable_dev(Intel BayTrail SoC, 2)
> PCI: 00:02.0 [8086/0031] enabled
> enable_dev(Intel BayTrail SoC, 2)
> PCI: 00:03.0: Disabling device: 03.0
> Power management CAP offset 0x80.
> enable_dev(Intel BayTrail SoC, 2)
> PCI: 00:10.0: Disabling device: 10.0
> Power management CAP offset 0x80.
> enable_dev(Intel BayTrail SoC, 2)
> PCI: 00:11.0: Disabling device: 11.0
> Power management CAP offset 0x80.
> enable_dev(Intel BayTrail SoC, 2)
> PCI: 00:12.0 [8086/0f16] enabled
> enable_dev(Intel BayTrail SoC, 2)
> PCI: 00:13.0 [8086/0f23] enabled
> enable_dev(Intel BayTrail SoC, 2)
> PCI: 00:14.0 [8086/0f35] enabled
> enable_dev(Intel BayTrail SoC, 2)
> PCI: 00:15.0 [8086/0f28] enabled
> PCI: 00:16.0 [8086/0f37] enabled
> enable_dev(Intel BayTrail SoC, 2)
> PCI: 00:17.0: Disabling device: 17.0
> Power management CAP offset 0x80.
> enable_dev(Intel BayTrail SoC, 2)
> PCI: 00:18.0 [8086/0f40] enabled
> enable_dev(Intel BayTrail SoC, 2)
> PCI: 00:18.1: Disabling device: 18.1
> Power management CAP offset 0x80.
> enable_dev(Intel BayTrail SoC, 2)
> PCI: 00:18.2: Disabling device: 18.2
> Power management CAP offset 0x80.
> enable_dev(Intel BayTrail SoC, 2)
> PCI: 00:18.3: Disabling device: 18.3
> Power management CAP offset 0x80.
> enable_dev(Intel BayTrail SoC, 2)
> PCI: 00:18.4: Disabling device: 18.4
> Power management CAP offset 0x80.
> enable_dev(Intel BayTrail SoC, 2)
> PCI: 00:18.5: Disabling device: 18.5
> Power management CAP offset 0x80.
> enable_dev(Intel BayTrail SoC, 2)
> PCI: 00:18.6 [8086/0f46] enabled
> enable_dev(Intel BayTrail SoC, 2)
> PCI: 00:18.7 [8086/0f47] enabled
> enable_dev(Intel BayTrail SoC, 2)
> PCI: Static device PCI: 00:1a.0 not found, disabling it.
> enable_dev(Intel BayTrail SoC, 2)
> PCI: 00:1b.0: Disabling device: 1b.0
> PCI: 00:1b.0 [8086/0f04] disabled
> enable_dev(Intel BayTrail SoC, 2)
> PCI: 00:1c.0: Disabling device: 1c.0
> Power management CAP offset 0xa0.
> PCI: 00:1c.0 subordinate bus PCI Express
> PCI: 00:1c.0 [8086/0f48] disabled
> enable_dev(Intel BayTrail SoC, 2)
> PCI: 00:1c.1: Disabling device: 1c.1
> Power management CAP offset 0xa0.
> enable_dev(Intel BayTrail SoC, 2)
> PCI: 00:1c.2 subordinate bus PCI Express
> PCI: 00:1c.2 [8086/0f4c] enabled
> enable_dev(Intel BayTrail SoC, 2)
> PCI: Static device PCI: 00:1c.3 not found, disabling it.
> enable_dev(Intel BayTrail SoC, 2)
> PCI: 00:1d.0: Disabling device: 1d.0
> Power management CAP offset 0x70.
> enable_dev(Intel BayTrail SoC, 2)
> PCI: 00:1e.0 [8086/0f06] enabled
> enable_dev(Intel BayTrail SoC, 2)
> PCI: 00:1e.1 [8086/0f08] enabled
> enable_dev(Intel BayTrail SoC, 2)
> PCI: 00:1e.2 [8086/0f09] enabled
> enable_dev(Intel BayTrail SoC, 2)
> PCI: 00:1e.3 [8086/0f0a] enabled
> enable_dev(Intel BayTrail SoC, 2)
> PCI: 00:1e.4 [8086/0f0c] enabled
> enable_dev(Intel BayTrail SoC, 2)
> PCI: 00:1e.5 [8086/0f0e] enabled
> enable_dev(Intel BayTrail SoC, 2)
> PCI: 00:1f.0 [8086/0f1c] enabled
> enable_dev(Intel BayTrail SoC, 2)
> PCI: 00:1f.3 [8086/0f12] enabled
> POST: 0x25
> PCI: pci_scan_bus for bus 01
> POST: 0x24
> PCI: 01:00.0 [10ec/8168] enabled
> POST: 0x25
> PCI: pci_scan_bus returning with max=001
> POST: 0x55
> PCI: pci_scan_bus returning with max=001
> POST: 0x55
> done
> BS: BS_DEV_ENUMERATE times (us): entry 0 run 329939 exit 0
> POST: 0x73
> found VGA at PCI: 00:02.0
> Setting up VGA for PCI: 00:02.0
> Setting PCI_BRIDGE_CTL_VGA for bridge DOMAIN: 0000
> Setting PCI_BRIDGE_CTL_VGA for bridge Root Device
> Allocating resources...
> Reading resources...
> APIC: 00 missing read_resources
> Done reading resources.
> Setting resources...
> PCI: 00:02.0 10 <- [0x00f0000000 - 0x00f03fffff] size 0x00400000 gran 0x16
> mem
> PCI: 00:02.0 18 <- [0x00e0000000 - 0x00efffffff] size 0x10000000 gran 0x1c
> prefmem
> PCI: 00:02.0 20 <- [0x0000002040 - 0x0000002047] size 0x00000008 gran 0x03
> io
> PCI: 00:12.0 10 <- [0x00f0a18000 - 0x00f0a18fff] size 0x00001000 gran 0x0c
> mem
> PCI: 00:12.0 14 <- [0x00f0a19000 - 0x00f0a19fff] size 0x00001000 gran 0x0c
> mem
> PCI: 00:13.0 10 <- [0x0000002048 - 0x000000204f] size 0x00000008 gran 0x03
> io
> PCI: 00:13.0 14 <- [0x0000002058 - 0x000000205b] size 0x00000004 gran 0x02
> io
> PCI: 00:13.0 18 <- [0x0000002050 - 0x0000002057] size 0x00000008 gran 0x03
> io
> PCI: 00:13.0 1c <- [0x000000205c - 0x000000205f] size 0x00000004 gran 0x02
> io
> PCI: 00:13.0 20 <- [0x0000002000 - 0x000000201f] size 0x00000020 gran 0x05
> io
> PCI: 00:13.0 24 <- [0x00f0a2c000 - 0x00f0a2c7ff] size 0x00000800 gran 0x0b
> mem
> PCI: 00:14.0 10 <- [0x00f0a00000 - 0x00f0a0ffff] size 0x00010000 gran 0x10
> mem64
> PCI: 00:15.0 10 <- [0x00f0400000 - 0x00f05fffff] size 0x00200000 gran 0x15
> mem
> PCI: 00:15.0 14 <- [0x00f0a1a000 - 0x00f0a1afff] size 0x00001000 gran 0x0c
> mem
> PCI: 00:16.0 10 <- [0x00f0600000 - 0x00f07fffff] size 0x00200000 gran 0x15
> mem
> PCI: 00:16.0 14 <- [0x00f0a1b000 - 0x00f0a1bfff] size 0x00001000 gran 0x0c
> mem
> PCI: 00:18.0 10 <- [0x00f0a10000 - 0x00f0a13fff] size 0x00004000 gran 0x0e
> mem
> PCI: 00:18.0 14 <- [0x00f0a1c000 - 0x00f0a1cfff] size 0x00001000 gran 0x0c
> mem
> PCI: 00:18.6 10 <- [0x00f0a1d000 - 0x00f0a1dfff] size 0x00001000 gran 0x0c
> mem
> PCI: 00:18.6 14 <- [0x00f0a1e000 - 0x00f0a1efff] size 0x00001000 gran 0x0c
> mem
> PCI: 00:18.7 10 <- [0x00f0a1f000 - 0x00f0a1ffff] size 0x00001000 gran 0x0c
> mem
> PCI: 00:18.7 14 <- [0x00f0a20000 - 0x00f0a20fff] size 0x00001000 gran 0x0c
> mem
> PCI: 00:1c.2 1c <- [0x0000001000 - 0x0000001fff] size 0x00001000 gran 0x0c
> bus 01 io
> PCI: 00:1c.2 24 <- [0x00f0800000 - 0x00f08fffff] size 0x00100000 gran 0x14
> bus 01 prefmem
> PCI: 00:1c.2 20 <- [0x00f0900000 - 0x00f09fffff] size 0x00100000 gran 0x14
> bus 01 mem
> PCI: 01:00.0 10 <- [0x0000001000 - 0x00000010ff] size 0x00000100 gran 0x08
> io
> PCI: 01:00.0 18 <- [0x00f0900000 - 0x00f0900fff] size 0x00001000 gran 0x0c
> mem64
> PCI: 01:00.0 20 <- [0x00f0800000 - 0x00f0803fff] size 0x00004000 gran 0x0e
> prefmem64
> PCI: 00:1e.0 10 <- [0x00f0a14000 - 0x00f0a17fff] size 0x00004000 gran 0x0e
> mem
> PCI: 00:1e.0 14 <- [0x00f0a21000 - 0x00f0a21fff] size 0x00001000 gran 0x0c
> mem
> PCI: 00:1e.1 10 <- [0x00f0a22000 - 0x00f0a22fff] size 0x00001000 gran 0x0c
> mem
> PCI: 00:1e.1 14 <- [0x00f0a23000 - 0x00f0a23fff] size 0x00001000 gran 0x0c
> mem
> PCI: 00:1e.2 10 <- [0x00f0a24000 - 0x00f0a24fff] size 0x00001000 gran 0x0c
> mem
> PCI: 00:1e.2 14 <- [0x00f0a25000 - 0x00f0a25fff] size 0x00001000 gran 0x0c
> mem
> PCI: 00:1e.3 10 <- [0x00f0a26000 - 0x00f0a26fff] size 0x00001000 gran 0x0c
> mem
> PCI: 00:1e.3 14 <- [0x00f0a27000 - 0x00f0a27fff] size 0x00001000 gran 0x0c
> mem
> PCI: 00:1e.4 10 <- [0x00f0a28000 - 0x00f0a28fff] size 0x00001000 gran 0x0c
> mem
> PCI: 00:1e.4 14 <- [0x00f0a29000 - 0x00f0a29fff] size 0x00001000 gran 0x0c
> mem
> PCI: 00:1e.5 10 <- [0x00f0a2a000 - 0x00f0a2afff] size 0x00001000 gran 0x0c
> mem
> PCI: 00:1e.5 14 <- [0x00f0a2b000 - 0x00f0a2bfff] size 0x00001000 gran 0x0c
> mem
> PCI: 00:1f.3 10 <- [0x00f0a2c800 - 0x00f0a2c81f] size 0x00000020 gran 0x05
> mem
> PCI: 00:1f.3 20 <- [0x0000002020 - 0x000000203f] size 0x00000020 gran 0x05
> io
> Done setting resources.
> Done allocating resources.
> BS: BS_DEV_RESOURCES times (us): entry 0 run 365032 exit 0
> POST: 0x74
> Enabling resources...
> PCI: 00:00.0 subsystem <- 0000/0000
> PCI: 00:00.0 cmd <- 07
> PCI: 00:02.0 subsystem <- 0000/0000
> PCI: 00:02.0 cmd <- 07
> PCI: 00:12.0 subsystem <- 0000/0000
> PCI: 00:12.0 cmd <- 106
> PCI: 00:13.0 subsystem <- 0000/0000
> PCI: 00:13.0 cmd <- 107
> PCI: 00:14.0 subsystem <- 0000/0000
> PCI: 00:14.0 cmd <- 102
> PCI: 00:15.0 subsystem <- 0000/0000
> PCI: 00:15.0 cmd <- 102
> PCI: 00:16.0 cmd <- 02
> PCI: 00:18.0 subsystem <- 0000/0000
> PCI: 00:18.0 cmd <- 106
> PCI: 00:18.6 subsystem <- 0000/0000
> PCI: 00:18.6 cmd <- 102
> PCI: 00:18.7 subsystem <- 0000/0000
> PCI: 00:18.7 cmd <- 102
> PCI: 00:1c.2 bridge ctrl <- 0003
> PCI: 00:1c.2 cmd <- 107
> PCI: 00:1e.0 subsystem <- 0000/0000
> PCI: 00:1e.0 cmd <- 106
> PCI: 00:1e.1 subsystem <- 0000/0000
> PCI: 00:1e.1 cmd <- 102
> PCI: 00:1e.2 subsystem <- 0000/0000
> PCI: 00:1e.2 cmd <- 102
> PCI: 00:1e.3 subsystem <- 0000/0000
> PCI: 00:1e.3 cmd <- 102
> PCI: 00:1e.4 subsystem <- 0000/0000
> PCI: 00:1e.4 cmd <- 102
> PCI: 00:1e.5 subsystem <- 0000/0000
> PCI: 00:1e.5 cmd <- 102
> PCI: 00:1f.3 subsystem <- 0000/0000
> PCI: 00:1f.3 cmd <- 103
> PCI: 01:00.0 cmd <- 03
> done.
> BS: BS_DEV_ENABLE times (us): entry 0 run 110777 exit 0
> POST: 0x75
> Initializing devices...
> Root Device init
> Root Device init 1750 usecs
> POST: 0x75
> CPU_CLUSTER: 0 init
>
> MTRR check
> Fixed MTRRs   : Enabled
> Variable MTRRs: Enabled
>
> POST: 0x93
> Setting up local apic... apic_id: 0x00 done.
> POST: 0x9b
> CPU: Intel(R) Atom(TM) CPU  E3825  @ 1.33GHz.
> Loading module at 00030000 with entry 00030000. filesize: 0x130 memsize:
> 0x130
> Processing 16 relocs. Offset value of 0x00030000
> Attempting to start 1 APs
> Waiting for 10ms after sending INIT.
> Waiting for 1st SIPI to complete...done.
> AP: slot 1 apic_id 4.
> Waiting for 2nd SIPI to complete...done.
> Initializing CPU #0
> CPU: vendor Intel device 30673
> CPU: family 06, model 37, stepping 03
> Init BayTrail core.
> CPU #0 initialized
> Initializing CPU #1
> CPU_CLUSTER: 0 init 72229 usecs
> POST: 0x75
> CPU: vendor Intel device 30673
> CPU: family 06, model 37, stepping 03
> POST: 0x75
> POST: 0x75
> Init BayTrail core.
> POST: 0x75
> Turbo is unavailable
> PCI: 00:00.0 init
> CPU #1 initialized
> PCI: 00:00.0 init 3986 usecs
> POST: 0x75
> PCI: 00:02.0 init
> PCI: 00:02.0 init 1847 usecs
> POST: 0x75
> POST: 0x75
> POST: 0x75
> POST: 0x75
> PCI: 00:12.0 init
> PCI: 00:12.0 init 1848 usecs
> POST: 0x75
> PCI: 00:13.0 init
> PCI: 00:13.0 init 1848 usecs
> POST: 0x75
> PCI: 00:14.0 init
> PCI: 00:14.0 init 1848 usecs
> POST: 0x75
> PCI: 00:15.0 init
> PCI: 00:15.0 init 1848 usecs
> POST: 0x75
> PCI: 00:16.0 init
> PCI: 00:16.0 init 1848 usecs
> POST: 0x75
> POST: 0x75
> PCI: 00:18.0 init
> PCI: 00:18.0 init 1848 usecs
> POST: 0x75
> POST: 0x75
> POST: 0x75
> POST: 0x75
> POST: 0x75
> POST: 0x75
> PCI: 00:18.6 init
> PCI: 00:18.6 init 1848 usecs
> POST: 0x75
> PCI: 00:18.7 init
> PCI: 00:18.7 init 1848 usecs
> POST: 0x75
> POST: 0x75
> POST: 0x75
> POST: 0x75
> POST: 0x75
> POST: 0x75
> POST: 0x75
> POST: 0x75
> PCI: 00:1e.0 init
> PCI: 00:1e.0 init 1848 usecs
> POST: 0x75
> PCI: 00:1e.1 init
> PCI: 00:1e.1 init 1848 usecs
> POST: 0x75
> PCI: 00:1e.2 init
> PCI: 00:1e.2 init 1848 usecs
> POST: 0x75
> PCI: 00:1e.3 init
> PCI: 00:1e.3 init 1848 usecs
> POST: 0x75
> PCI: 00:1e.4 init
> PCI: 00:1e.4 init 1848 usecs
> POST: 0x75
> PCI: 00:1e.5 init
> PCI: 00:1e.5 init 1847 usecs
> POST: 0x75
> PCI: 00:1f.0 init
> soc: southcluster_init
> Southbridge APIC ID = 2
> PCI_CFG IRQ: Write PCI config space IRQ assignments
> Warning: PCI Device 2 does not have an IRQ entry, skipping it
> Warning: PCI Device 22 does not have an IRQ entry, skipping it
> PCI_CFG IRQ: Finished writing PCI config space IRQ assignments
> PCI: 00:1f.0 init 30475 usecs
> POST: 0x75
> PCI: 00:1f.3 init
> PCI: 00:1f.3 init 1848 usecs
> POST: 0x75
> PCI: 01:00.0 init
> PCI: 01:00.0 init 1848 usecs
> Devices initialized
> BS: BS_DEV_INIT times (us): entry 0 run 265585 exit 0
> POST: 0x76
> Finalize devices...
> DOMAIN: 0000 final
> FspNotify(EnumInitPhaseAfterPciEnumeration)
> Devices finalized
> BS: BS_POST_DEVICE times (us): entry 0 run 11909 exit 0
> POST: 0x77
> BS: BS_OS_RESUME_CHECK times (us): entry 0 run 1170 exit 0
>
> === FSP HOB Data Structure ===
> FSP Hoblistptr: 0x7bb20000
> HOB 0x7bb20000 is an EFI_HOB_TYPE_HANDOFF (type 0x1)
> HOB 0x7bb20038 is an EFI_HOB_TYPE_GUID_EXTENSION (type 0x4)
> HOB 0x7bb200b0 is an EFI_HOB_TYPE_GUID_EXTENSION (type 0x4)
> HOB 0x7bb201a8 is an EFI_HOB_TYPE_GUID_EXTENSION (type 0x4)
> HOB 0x7bb21838 is an EFI_HOB_TYPE_RESOURCE_DESCRIPTOR (type 0x3)
> HOB 0x7bb21868 is an EFI_HOB_TYPE_RESOURCE_DESCRIPTOR (type 0x3)
> HOB 0x7bb21898 is an EFI_HOB_TYPE_RESOURCE_DESCRIPTOR (type 0x3)
> HOB 0x7bb218c8 is an EFI_HOB_TYPE_RESOURCE_DESCRIPTOR (type 0x3)
> HOB 0x7bb218f8 is an EFI_HOB_TYPE_RESOURCE_DESCRIPTOR (type 0x3)
> HOB 0x7bb21928 is an EFI_HOB_TYPE_RESOURCE_DESCRIPTOR (type 0x3)
> HOB 0x7bb21958 is an EFI_HOB_TYPE_GUID_EXTENSION (type 0x4)
> HOB 0x7bb22fe8 is an EFI_HOB_TYPE_MEMORY_ALLOCATION (type 0x2)
> HOB 0x7bb23018 is an EFI_HOB_TYPE_MEMORY_ALLOCATION (type 0x2)
> HOB 0x7bb23048 is an EFI_HOB_TYPE_MEMORY_ALLOCATION (type 0x2)
> HOB 0x7bb23078 is an EFI_HOB_TYPE_GUID_EXTENSION (type 0x4)
> HOB 0x7bb27090 is an EFI_HOB_TYPE_MEMORY_POOL (type 0x7)
> HOB 0x7bb270c8 is an EFI_HOB_TYPE_MEMORY_ALLOCATION (type 0x2)
> HOB 0x7bb270f8 is an EFI_HOB_TYPE_MEMORY_ALLOCATION (type 0x2)
> HOB 0x7bb27128 is an EFI_HOB_TYPE_MEMORY_ALLOCATION (type 0x2)
> HOB 0x7bb27158 is an EFI_HOB_TYPE_MEMORY_ALLOCATION (type 0x2)
> HOB 0x7bb27188 is an EFI_HOB_TYPE_MEMORY_ALLOCATION (type 0x2)
> HOB 0x7bb271b8 is an EFI_HOB_TYPE_MEMORY_ALLOCATION (type 0x2)
> HOB 0x7bb271e8 is an EFI_HOB_TYPE_MEMORY_ALLOCATION (type 0x2)
> HOB 0x7bb27218 is an EFI_HOB_TYPE_MEMORY_ALLOCATION (type 0x2)
> HOB 0x7bb27248 is an EFI_HOB_TYPE_MEMORY_ALLOCATION (type 0x2)
> HOB 0x7bb27278 is an EFI_HOB_TYPE_MEMORY_ALLOCATION (type 0x2)
> HOB 0x7bb272a8 is an EFI_HOB_TYPE_MEMORY_ALLOCATION (type 0x2)
> HOB 0x7bb272d8 is an EFI_HOB_TYPE_MEMORY_ALLOCATION (type 0x2)
> HOB 0x7bb27308 is an EFI_HOB_TYPE_MEMORY_ALLOCATION (type 0x2)
> HOB 0x7bb27338 is an EFI_HOB_TYPE_MEMORY_ALLOCATION (type 0x2)
> HOB 0x7bb27368 is an EFI_HOB_TYPE_MEMORY_ALLOCATION (type 0x2)
> HOB 0x7bb27398 is an EFI_HOB_TYPE_MEMORY_ALLOCATION (type 0x2)
> HOB 0x7bb273c8 is an EFI_HOB_TYPE_MEMORY_ALLOCATION (type 0x2)
> HOB 0x7bb273f8 is an EFI_HOB_TYPE_MEMORY_ALLOCATION (type 0x2)
> HOB 0x7bb27428 is an EFI_HOB_TYPE_MEMORY_ALLOCATION (type 0x2)
> HOB 0x7bb27458 is an EFI_HOB_TYPE_MEMORY_ALLOCATION (type 0x2)
> HOB 0x7bb27488 is an EFI_HOB_TYPE_MEMORY_ALLOCATION (type 0x2)
> HOB 0x7bb274b8 is an EFI_HOB_TYPE_MEMORY_POOL (type 0x7)
> HOB 0x7bb274d0 is an EFI_HOB_TYPE_MEMORY_POOL (type 0x7)
> HOB 0x7bb27510 is an EFI_HOB_TYPE_MEMORY_POOL (type 0x7)
> HOB 0x7bb27528 is an EFI_HOB_TYPE_MEMORY_POOL (type 0x7)
> HOB 0x7bb27570 is an EFI_HOB_TYPE_MEMORY_POOL (type 0x7)
> HOB 0x7bb27580 is an EFI_HOB_TYPE_MEMORY_POOL (type 0x7)
> HOB 0x7bb27598 is an EFI_HOB_TYPE_MEMORY_POOL (type 0x7)
> HOB 0x7bb275a8 is an EFI_HOB_TYPE_MEMORY_POOL (type 0x7)
> HOB 0x7bb275b8 is an EFI_HOB_TYPE_MEMORY_POOL (type 0x7)
> HOB 0x7bb275c8 is an EFI_HOB_TYPE_MEMORY_POOL (type 0x7)
> HOB 0x7bb277d0 is an EFI_HOB_TYPE_MEMORY_ALLOCATION (type 0x2)
> HOB 0x7bb27800 is an EFI_HOB_TYPE_MEMORY_POOL (type 0x7)
> HOB 0x7bb27910 is an EFI_HOB_TYPE_END_OF_HOB_LIST (type 0xffff)
> === End of FSP HOB Data Structure ===
>
> Memory Configure Data Hob at 7bb21970 (size = 0x1690).
> Copy FSP MRC DATA to HOB (source addr 7bb21970, dest addr 7bafa000, 5776
> bytes)
> Updating fast boot cache data.
> find_current_mrc_cache_local: No valid fast boot cache found.
> SF: Detected W25Q64DW with page size 1000, total 800000
> Need to erase the MRC cache region of 65536 bytes at fff50000
> SF: Successfully erased 65536 bytes @ 0x750000
> Write MRC cache update to flash at fff50000
> POST: 0x79
> POST: 0x9c
> ACPI: Writing ACPI tables at 7baee000.
> ACPI:    * FACS @ 7baee210 Length 40ACPI:    * DSDT @ 7baee250 Length
> 2a89SCI is IRQ9
> ACPI: added table 1/32, length now 40
> ACPI:    * FADT @ 7baf0ce0 Length f4ACPI: added table 2/32, length now 44
> ACPI:    * HPET @ 7baf0de0 Length 38
> ACPI: added table 3/32, length now 48
> ACPI:    * MADT @ 7baf0e20 Length 5c
> ACPI: added table 4/32, length now 52
> ACPI:    * MCFG @ 7baf0e80 Length 3c
> ACPI: Could not find CBMEM GNVS
> ACPI: Patching up global NVS in DSDT at offset 0x009f -> 7baf0ec0
> ACPI Updated DSDT @ 7baee250 Length 2a89
> PSS: 1333MHz power 151000 control 0xa38 status 0xa38
> PSS: 1199MHz power 134269 control 0x936 status 0x936
> PSS: 1066MHz power 118021 control 0x833 status 0x833
> PSS: 933MHz power 102106 control 0x731 status 0x731
> PSS: 799MHz power 86432 control 0x62e status 0x62e
> PSS: 666MHz power 71196 control 0x52c status 0x52c
> PSS: 533MHz power 56292 control 0x429 status 0x429
> PSS: 1333MHz power 151000 control 0xa38 status 0xa38
> PSS: 1199MHz power 134269 control 0x936 status 0x936
> PSS: 1066MHz power 118021 control 0x833 status 0x833
> PSS: 933MHz power 102106 control 0x731 status 0x731
> PSS: 799MHz power 86432 control 0x62e status 0x62e
> PSS: 666MHz power 71196 control 0x52c status 0x52c
> PSS: 533MHz power 56292 control 0x429 status 0x429
> ACPI: added table 5/32, length now 56
> ACPI:     * SSDT @ 7baf1070 Length 6bc
> ACPI:     * SSDT2 not generated.
> current = 7baf1730
> ACPI: done.
> ACPI tables: 14128 bytes.
> smbios_write_tables: 7baec000
> Root Device (Intel Minnow Max 2GB)
> CPU_CLUSTER: 0 (Intel BayTrail SoC)
> APIC: 00 (Intel BayTrail SoC)
> DOMAIN: 0000 (Intel BayTrail SoC)
> PCI: 00:00.0 (Intel BayTrail SoC)
> PCI: 00:02.0 (Intel BayTrail SoC)
> PCI: 00:03.0 (Intel BayTrail SoC)
> PCI: 00:10.0 (Intel BayTrail SoC)
> PCI: 00:11.0 (Intel BayTrail SoC)
> PCI: 00:12.0 (Intel BayTrail SoC)
> PCI: 00:13.0 (Intel BayTrail SoC)
> PCI: 00:14.0 (Intel BayTrail SoC)
> PCI: 00:15.0 (Intel BayTrail SoC)
> PCI: 00:17.0 (Intel BayTrail SoC)
> PCI: 00:18.0 (Intel BayTrail SoC)
> PCI: 00:18.1 (Intel BayTrail SoC)
> PCI: 00:18.2 (Intel BayTrail SoC)
> PCI: 00:18.3 (Intel BayTrail SoC)
> PCI: 00:18.4 (Intel BayTrail SoC)
> PCI: 00:18.5 (Intel BayTrail SoC)
> PCI: 00:18.6 (Intel BayTrail SoC)
> PCI: 00:18.7 (Intel BayTrail SoC)
> PCI: 00:1a.0 (Intel BayTrail SoC)
> PCI: 00:1b.0 (Intel BayTrail SoC)
> PCI: 00:1c.0 (Intel BayTrail SoC)
> PCI: 00:1c.1 (Intel BayTrail SoC)
> PCI: 00:1c.2 (Intel BayTrail SoC)
> PCI: 00:1c.3 (Intel BayTrail SoC)
> PCI: 00:1d.0 (Intel BayTrail SoC)
> PCI: 00:1e.0 (Intel BayTrail SoC)
> PCI: 00:1e.1 (Intel BayTrail SoC)
> PCI: 00:1e.2 (Intel BayTrail SoC)
> PCI: 00:1e.3 (Intel BayTrail SoC)
> PCI: 00:1e.4 (Intel BayTrail SoC)
> PCI: 00:1e.5 (Intel BayTrail SoC)
> PCI: 00:1f.0 (Intel BayTrail SoC)
> PCI: 00:1f.3 (Intel BayTrail SoC)
> PCI: 00:16.0 (unknown)
> PCI: 01:00.0 (unknown)
> APIC: 04 (unknown)
> SMBIOS tables: 353 bytes.
> POST: 0x9e
> POST: 0x9d
> Writing table forward entry at 0x00000500
> Wrote coreboot table at: 00000500, 0x10 bytes, checksum 4430
> Table forward entry ends at 0x00000528.
> ... aligned to 0x00001000
> Writing coreboot table at 0x7bae4000
> rom_table_end = 0x7bae4000
> ... aligned to 0x7baf0000
>  0. 0000000000000000-0000000000000fff: CONFIGURATION TABLES
>  1. 000000007bae4000-000000007bafffff: CONFIGURATION TABLES
>  2. 00000000feb00000-00000000fec00fff: RESERVED
>  3. 00000000fed01000-00000000fed01fff: RESERVED
>  4. 00000000fed03000-00000000fed03fff: RESERVED
>  5. 00000000fed05000-00000000fed05fff: RESERVED
>  6. 00000000fed08000-00000000fed08fff: RESERVED
>  7. 00000000fed0c000-00000000fed0ffff: RESERVED
>  8. 00000000fed1c000-00000000fed1cfff: RESERVED
>  9. 00000000fef00000-00000000feffffff: RESERVED
> 10. 00000000ff800000-00000000ffffffff: RESERVED

There's no memory resources installed for some reason. Normally those
are added to 00:00.0 on baytrail. I didn't see any output from read
resources, but I did see this:

PCI: 00:00.0 [8086/0000] enabled

That's the memory controller device which doesn't have a device id.
That's usually indicative of microcode not being loaded -- which
happens to contain firmware for the PUNIT, Southcluster controller, as
well as CPU proper. Or it could be the lack of TXE firmware as well.

> Wrote coreboot table at: 7bae4000, 0x1b8 bytes, checksum d393
> coreboot table: 464 bytes.
> CBMEM ROOT  0. 7baff000 00001000
> 484f4221  1. 7bafe000 00001000
> ROMSTAGE    2. 7bafd000 00001000
> GDT         3. 7bafc000 00001000
> MRC DATA    4. 7bafa000 00002000
> ACPI        5. 7baee000 0000c000
> GNVS PTR    6. 7baed000 00001000
> SMBIOS      7. 7baec000 00001000
> COREBOOT    8. 7bae4000 00008000
> FspNotify(EnumInitPhaseReadyToBoot)
> BS: BS_WRITE_TABLES times (us): entry 913322 run 411522 exit 0
> POST: 0x7a
> CBFS: located payload @ ffd26078, 52965 bytes.
> Loading segment from rom address 0xffd26078
>   code (compression=1)
>   New segment dstaddr 0xe7170 memsize 0x18e90 srcaddr 0xffd260b0 filesize
> 0xcead
>   (cleaned up) New segment addr 0xe7170 size 0x18e90 offset 0xffd260b0
> filesize 0xcead
> Loading segment from rom address 0xffd26094
>   Entry Point 0x000fd53e
> Payload being loaded below 1MiB without region being marked as RAM usable.
> Could not find a bounce buffer...
> Could not load payload‍
>
>
> --
> coreboot mailing list: coreboot at coreboot.org
> http://www.coreboot.org/mailman/listinfo/coreboot



More information about the coreboot mailing list