[coreboot] Intel FSP on Bayley Bay CRB: No output
rminnich at gmail.com
Wed Jun 4 23:04:47 CEST 2014
On Wed, Jun 4, 2014 at 1:57 PM, Martin Roth <martin.roth at se-eng.com> wrote:
> There are a number of issues here:
> 3) The way that the microcode is currently being included is (to my
> understanding) completely against the Intel licensing. We're compiling a
> .h file with a license that says that it *CANNOT* be made GPL into a file
> with a GPL header.
you're not a lawyer, thank goodness. I'm not either. But can't we solved
this problem by putting a bsd header onto that file, rather than going with
blobs? Or, better still, talking to intel about the problem, rather than
jumping over lots of hurdles to solve a problem that may not exist?
-------------- next part --------------
An HTML attachment was scrubbed...
More information about the coreboot