[coreboot] BayleyBay FSP booting
patrick at georgi-clan.de
Fri Jul 11 05:36:06 CEST 2014
Am 01.07.2014 17:55, schrieb Tuan Vu:
> Typically, what creates the memory ranges?
To a large degree the memory init code, which is closed source in the
FSP model and thus unavailable to us.
When it comes to memory issues with FSP, it might be better to ask Intel
-------------- next part --------------
A non-text attachment was scrubbed...
Size: 884 bytes
Desc: OpenPGP digital signature
More information about the coreboot