[coreboot] Trouble with coreboot for Roda RK9 (SOLVED)

Nico Huber nico.huber at secunet.com
Fri Feb 14 14:39:29 CET 2014

Am 14.02.2014 14:23, schrieb Vladimir 'φ-coder/phcoder' Serbinenko:
> On 14.02.2014 13:38, Dmitry Bagryanskiy wrote:
>> //Enable Com3
>> pci_write_config32(LPC_DEV, D31F0_GEN2_DEC, 0x001c02e1);
>> //Enable Com4
>> pci_write_config32(LPC_DEV, D31F0_GEN3_DEC, 0x001c03e1);
> GEN*_DEC should not be set to com* ports. Instead there are dedicated
> bits for enabling decode of serial port ranges. Consult southbridge
> documentation.
There are only dedicated settings for two COM ports. Looks like Dmitry
wants to enable a 3rd and 4th port.


M. Sc. Nico Huber
Berater, SINA-Softwareentwicklung
Public Sector
secunet Security Networks AG

Tel.: +49-201-5454-3635, Fax: +49-201-5454-1325
E-Mail: nico.huber at secunet.com
Mergenthalerallee 77, 65760 Eschborn, Deutschland

Sitz: Kronprinzenstraße 30, 45128 Essen, Deutschland
Amtsgericht Essen HRB 13615
Vorstand: Dr. Rainer Baumgart (Vors.), Willem Bulthuis, Thomas Pleines 
Aufsichtsratsvorsitzender: Dr. Peter Zattler

More information about the coreboot mailing list