[coreboot] Patch merged into coreboot/master: 98ffb42 intel microcode: split up microcode loading stages

gerrit at coreboot.org gerrit at coreboot.org
Tue Mar 19 05:11:51 CET 2013


the following patch was just integrated into master:
commit 98ffb426f40593f930388c006f8058c199defff4
Author: Aaron Durbin <adurbin at chromium.org>
Date:   Tue Jan 15 15:15:32 2013 -0600

    intel microcode: split up microcode loading stages
    
    This patch only applies to CONFIG_MICROCODE_IN_CBFS. The intel microcode
    update routine would always walk the CBFS for the microcode file. Then
    it would loop through the whole file looking for a match then load the
    microcode. This process was maintained for intel_update_microcode_from_cbfs(),
    however 2 new functions were exported:
    	1.  const void *intel_microcode_find(void)
    	2.  void intel_microcode_load_unlocked(const void *microcode_patch)
    
    The first locates a matching microcode while the second loads that
    mircocode. These new functions can then be used to cache the found
    microcode blob w/o having to re-walk the CBFS.
    
    Booted baskingridge board to Linux and noted that all microcode
    revisions match on all the CPUs.
    
    Change-Id: Ifde3f3e5c100911c4f984dd56d36664a8acdf7d5
    Signed-off-by: Aaron Durbin <adurbin at chromium.org>
    Reviewed-on: http://review.coreboot.org/2778
    Tested-by: build bot (Jenkins)
    Reviewed-by: Ronald G. Minnich <rminnich at gmail.com>

Build-Tested: build bot (Jenkins) at Tue Mar 19 02:09:13 2013, giving +1
Reviewed-By: Ronald G. Minnich <rminnich at gmail.com> at Tue Mar 19 05:11:50 2013, giving +2
See http://review.coreboot.org/2778 for details.

-gerrit



More information about the coreboot mailing list