[coreboot] New patch to review for coreboot: 651e7ec lynx point: add new ME status information

Stefan Reinauer (stefan.reinauer@coreboot.org) gerrit at coreboot.org
Tue Mar 12 00:10:51 CET 2013

Stefan Reinauer (stefan.reinauer at coreboot.org) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/2640


commit 651e7ec465e0a3d4c2e7b50a4125c74422e18aa9
Author: Aaron Durbin <adurbin at chromium.org>
Date:   Tue Dec 11 17:17:38 2012 -0600

    lynx point: add new ME status information
    According to the 0.8.0 ME BWG this is a new state. It's not very clear
    what exactly it entails, but the Basking Ridge CRB was tripping it when
    MRC_DEBUG was enabled (presumably because of a DID timeout).
    Instead of 0x17 one can now see the proper message for this state.
    Change-Id: I5bda1de7d3d957d38a4760a02dcd170ec48782e9
    Signed-off-by: Aaron Durbin <adurbin at chromium.org>
 src/southbridge/intel/lynxpoint/me.h        | 1 +
 src/southbridge/intel/lynxpoint/me_status.c | 1 +
 2 files changed, 2 insertions(+)

diff --git a/src/southbridge/intel/lynxpoint/me.h b/src/southbridge/intel/lynxpoint/me.h
index 57c4f24..a57f779 100644
--- a/src/southbridge/intel/lynxpoint/me.h
+++ b/src/southbridge/intel/lynxpoint/me.h
@@ -136,6 +136,7 @@ struct me_did {
 #define  ME_HFS2_STATE_BUP_M0 0x12
 #define  ME_HFS2_STATE_BUP_M3_CLK_ERR 0x15
 #define  ME_HFS2_STATE_BUP_M3_KERN_LOAD 0x18
 #define  ME_HFS2_STATE_BUP_T32_MISSING 0x1c
 #define  ME_HFS2_STATE_BUP_WAIT_DID 0x1f
diff --git a/src/southbridge/intel/lynxpoint/me_status.c b/src/southbridge/intel/lynxpoint/me_status.c
index 1feaf7d..d09be7b 100644
--- a/src/southbridge/intel/lynxpoint/me_status.c
+++ b/src/southbridge/intel/lynxpoint/me_status.c
@@ -109,6 +109,7 @@ static const char *me_progress_bup_values[] = {
 	[ME_HFS2_STATE_BUP_M0] = "Bringup in M0",
 	[ME_HFS2_STATE_BUP_FLOW_DET_ERR] = "Flow detection error",
 	[ME_HFS2_STATE_BUP_M3_CLK_ERR] = "M3 clock switching error",
+	[ME_HFS2_STATE_BUP_CPU_RESET_DID_TIMEOUT_MEM_MISSING] = "Host error - CPU reset timeout, DID timeout, memory missing",
 	[ME_HFS2_STATE_BUP_M3_KERN_LOAD] = "M3 kernel load",
 	[ME_HFS2_STATE_BUP_T32_MISSING] = "T34 missing - cannot program ICC",
 	[ME_HFS2_STATE_BUP_WAIT_DID] = "Waiting for DID BIOS message",

More information about the coreboot mailing list