[coreboot] New patch to review for coreboot: ebf80ba Tyan s8226: change lapic of lapic_cluster 0 to 0x10

Siyuan Wang (wangsiyuanbuaa@gmail.com) gerrit at coreboot.org
Fri Jan 4 06:08:14 CET 2013

Siyuan Wang (wangsiyuanbuaa at gmail.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/2099


commit ebf80ba8cf29cf28ce37e06d82458cab61095af6
Author: Siyuan Wang <wangsiyuanbuaa at gmail.com>
Date:   Fri Jan 4 13:07:49 2013 +0800

    Tyan s8226: change lapic of lapic_cluster 0 to 0x10
    There are two CPUs on s8226 and each CPU has 8 cores.
    CPU 0 takes lapic from 0x10 to 0x17 and CPU 1 takes from 0x20 to 0x27.
    So the first core's lapic is 0x10 rather than 0x20.
    Change-Id: I925114d44f2f4974eb62c3832d8c9139a2a06c96
    Signed-off-by: Siyuan Wang <SiYuan.Wang at amd.com>
    Signed-off-by: Siyuan Wang <wangsiyuanbuaa at gmail.com>
 src/mainboard/tyan/s8226/devicetree.cb | 3 +--
 1 file changed, 1 insertion(+), 2 deletions(-)

diff --git a/src/mainboard/tyan/s8226/devicetree.cb b/src/mainboard/tyan/s8226/devicetree.cb
index 4459019..a057f02 100644
--- a/src/mainboard/tyan/s8226/devicetree.cb
+++ b/src/mainboard/tyan/s8226/devicetree.cb
@@ -19,8 +19,7 @@
 chip northbridge/amd/agesa/family15/root_complex
 	device lapic_cluster 0 on
 		chip cpu/amd/agesa/family15
-			device lapic 0x20 on end #f15
-			#device lapic 0x10 on end #f10
+			device lapic 0x10 on end
 	device pci_domain 0 on

More information about the coreboot mailing list