[coreboot] New patch to review for coreboot: 10075b5 Add generic IOAPIC driver
Sven Schnelle (svens@stackframe.org)
gerrit at coreboot.org
Mon Jun 25 09:54:20 CEST 2012
Sven Schnelle (svens at stackframe.org) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/1137
-gerrit
commit 10075b5b1cfec64a25c526e4a4a22017035db2a9
Author: Sven Schnelle <svens at stackframe.org>
Date: Fri Jun 22 11:04:22 2012 +0200
Add generic IOAPIC driver
Used for automatic generation of IOAPIC interrupt entries.
Change-Id: Ia746f01906c840800956ce551306f864e440b6ec
Signed-off-by: Sven Schnelle <svens at stackframe.org>
---
src/drivers/generic/ioapic/Kconfig | 2 +
src/drivers/generic/ioapic/Makefile.inc | 1 +
src/drivers/generic/ioapic/chip.h | 32 +++++++
src/drivers/generic/ioapic/ioapic.c | 135 +++++++++++++++++++++++++++++++
4 files changed, 170 insertions(+), 0 deletions(-)
diff --git a/src/drivers/generic/ioapic/Kconfig b/src/drivers/generic/ioapic/Kconfig
new file mode 100644
index 0000000..f8b46cb
--- /dev/null
+++ b/src/drivers/generic/ioapic/Kconfig
@@ -0,0 +1,2 @@
+config DRIVERS_GENERIC_IOAPIC
+ bool
diff --git a/src/drivers/generic/ioapic/Makefile.inc b/src/drivers/generic/ioapic/Makefile.inc
new file mode 100644
index 0000000..35d0934
--- /dev/null
+++ b/src/drivers/generic/ioapic/Makefile.inc
@@ -0,0 +1 @@
+driver-$(CONFIG_DRIVERS_GENERIC_IOAPIC) += ioapic.c
diff --git a/src/drivers/generic/ioapic/chip.h b/src/drivers/generic/ioapic/chip.h
new file mode 100644
index 0000000..f6b298f
--- /dev/null
+++ b/src/drivers/generic/ioapic/chip.h
@@ -0,0 +1,32 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2011 Sven Schnelle <svens at stackframe.org>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+ */
+
+#ifndef DRIVERS_GENERIC_IOAPIC_CHIP_H
+#define DRIVERS_GENERIC_IOAPIC_CHIP_H
+
+extern struct chip_operations drivers_generic_ioapic_ops;
+struct drivers_generic_ioapic_config {
+ u32 version;
+ u8 apicid;
+ u8 irq_on_fsb;
+ u8 enable_virtual_wire;
+ u8 have_isa_interrupts;
+ u32 base;
+};
+#endif
diff --git a/src/drivers/generic/ioapic/ioapic.c b/src/drivers/generic/ioapic/ioapic.c
new file mode 100644
index 0000000..9a93c78
--- /dev/null
+++ b/src/drivers/generic/ioapic/ioapic.c
@@ -0,0 +1,135 @@
+#include <console/console.h>
+#include <device/device.h>
+#include <device/smbus.h>
+#include <device/pci.h>
+#include <device/pci_ids.h>
+#include <device/pci_ops.h>
+#include <cpu/x86/msr.h>
+#include <reset.h>
+#include <delay.h>
+#include "chip.h"
+#include <arch/ioapic.h>
+#include <arch/io.h>
+#include <cpu/x86/lapic.h>
+
+static u32 io_apic_read(u32 ioapic_base, u32 reg)
+{
+ write32(ioapic_base, reg);
+ return read32(ioapic_base + 0x10);
+}
+
+static void io_apic_write(u32 ioapic_base, u32 reg, u32 value)
+{
+ write32(ioapic_base, reg);
+ write32(ioapic_base + 0x10, value);
+}
+
+static void ioapic_init(device_t dev)
+{
+ struct drivers_generic_ioapic_config *config = dev->chip_info;
+ u32 bsp_lapicid = lapicid();
+ u32 low, high;
+ u32 i, ioapic_interrupts;
+ u32 ioapic_base;
+ u8 ioapic_id;
+ if (!dev->enabled || !config)
+ return;
+
+ ioapic_base = config->base;
+ ioapic_id = config->apicid;
+
+ printk(BIOS_DEBUG, "IOAPIC: Initializing IOAPIC at 0x%08x\n",
+ ioapic_base);
+ printk(BIOS_DEBUG, "IOAPIC: Bootstrap Processor Local APIC = 0x%02x\n",
+ bsp_lapicid);
+
+ if (ioapic_id) {
+ printk(BIOS_DEBUG, "IOAPIC: ID = 0x%02x\n", ioapic_id);
+ /* Set IOAPIC ID if it has been specified. */
+ io_apic_write(ioapic_base, 0x00,
+ (io_apic_read(ioapic_base, 0x00) & 0xf0ffffff) |
+ (ioapic_id << 24));
+ }
+
+ /* Read the available number of interrupts. */
+ ioapic_interrupts = (io_apic_read(ioapic_base, 0x01) >> 16) & 0xff;
+ if (!ioapic_interrupts || ioapic_interrupts == 0xff)
+ ioapic_interrupts = 24;
+ printk(BIOS_DEBUG, "IOAPIC: %d interrupts\n", ioapic_interrupts);
+
+ if (config->irq_on_fsb) {
+ /*
+ * For the Pentium 4 and above APICs deliver their interrupts
+ * on the front side bus, enable that.
+ */
+ printk(BIOS_DEBUG, "IOAPIC: Enabling interrupts on FSB\n");
+ io_apic_write(ioapic_base, 0x03,
+ io_apic_read(ioapic_base, 0x03) | (1 << 0));
+ } else {
+ printk(BIOS_DEBUG, "IOAPIC: Enabling interrupts on APIC serial bus\n");
+ io_apic_write(ioapic_base, 0x03, 0);
+ }
+
+ if (config->enable_virtual_wire) {
+ /* Enable Virtual Wire Mode. */
+ low = ENABLED | TRIGGER_EDGE | POLARITY_HIGH | PHYSICAL_DEST | ExtINT;
+ high = bsp_lapicid << (56 - 32);
+
+ io_apic_write(ioapic_base, 0x10, low);
+ io_apic_write(ioapic_base, 0x11, high);
+
+ if (io_apic_read(ioapic_base, 0x10) == 0xffffffff) {
+ printk(BIOS_WARNING, "IOAPIC not responding.\n");
+ return;
+ }
+
+ printk(BIOS_SPEW, "IOAPIC: reg 0x%08x value 0x%08x 0x%08x\n", 0,
+ high, low);
+ }
+ low = DISABLED;
+ high = NONE;
+
+ for (i = 1; i < ioapic_interrupts; i++) {
+ io_apic_write(ioapic_base, i * 2 + 0x10, low);
+ io_apic_write(ioapic_base, i * 2 + 0x11, high);
+
+ printk(BIOS_SPEW, "IOAPIC: reg 0x%08x value 0x%08x 0x%08x\n",
+ i, high, low);
+ }
+}
+
+static void ioapic_enable_resources(device_t dev)
+{
+}
+
+static void ioapic_nop(device_t dummy)
+{
+}
+
+static void ioapic_read_resources(device_t dev)
+{
+ struct drivers_generic_ioapic_config *config = (struct drivers_generic_ioapic_config *)dev->chip_info;
+ struct resource *res;
+
+ res = new_resource(dev, 0);
+ res->base = config->base;
+ res->size = 0x1000;
+ res->flags = IORESOURCE_MEM | IORESOURCE_ASSIGNED | IORESOURCE_FIXED;
+}
+
+static struct device_operations ioapic_operations = {
+ .read_resources = ioapic_read_resources,
+ .set_resources = ioapic_nop,
+ .enable_resources = ioapic_enable_resources,
+ .init = ioapic_init,
+};
+
+static void enable_dev(struct device *dev)
+{
+ dev->ops = &ioapic_operations;
+}
+
+struct chip_operations drivers_generic_ioapic_ops = {
+ CHIP_NAME("IOAPIC")
+ .enable_dev = enable_dev,
+};
More information about the coreboot
mailing list