[coreboot] New patch to review for coreboot: b69c7c9 ACPI: Add a method to notify OS to re-read _PPC
Stefan Reinauer (stefan.reinauer@coreboot.org)
gerrit at coreboot.org
Tue Jul 24 01:43:02 CEST 2012
Stefan Reinauer (stefan.reinauer at coreboot.org) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/1342
-gerrit
commit b69c7c9ecf211352131ab37172cf7e9ebddc9af3
Author: Duncan Laurie <dlaurie at chromium.org>
Date: Mon Jul 16 12:14:49 2012 -0700
ACPI: Add a method to notify OS to re-read _PPC
Split this behavior out from PNOT() so the OS can
update _PPC limit without re-reading C-state tables.
Change-Id: I81b9111a4866f6b9916f74ac57a3caefaa77c565
Signed-off-by: Duncan Laurie <dlaurie at chromium.org>
---
src/cpu/intel/model_206ax/acpi/cpu.asl | 27 +++++++++++++++++++--------
1 files changed, 19 insertions(+), 8 deletions(-)
diff --git a/src/cpu/intel/model_206ax/acpi/cpu.asl b/src/cpu/intel/model_206ax/acpi/cpu.asl
index a9d5eeb..558a9d3 100644
--- a/src/cpu/intel/model_206ax/acpi/cpu.asl
+++ b/src/cpu/intel/model_206ax/acpi/cpu.asl
@@ -33,29 +33,40 @@ External (\_PR.CPU7, DeviceObj)
Method (PNOT)
{
If (LGreaterEqual (\PCNT, 2)) {
- Notify (\_PR.CPU0, 0x80) // _PPC
Notify (\_PR.CPU0, 0x81) // _CST
- Notify (\_PR.CPU1, 0x80) // _PPC
Notify (\_PR.CPU1, 0x81) // _CST
}
If (LGreaterEqual (\PCNT, 4)) {
- Notify (\_PR.CPU2, 0x80) // _PPC
Notify (\_PR.CPU2, 0x81) // _CST
- Notify (\_PR.CPU3, 0x80) // _PPC
Notify (\_PR.CPU3, 0x81) // _CST
}
If (LGreaterEqual (\PCNT, 8)) {
- Notify (\_PR.CPU4, 0x80) // _PPC
Notify (\_PR.CPU4, 0x81) // _CST
- Notify (\_PR.CPU5, 0x80) // _PPC
Notify (\_PR.CPU5, 0x81) // _CST
- Notify (\_PR.CPU6, 0x80) // _PPC
Notify (\_PR.CPU6, 0x81) // _CST
- Notify (\_PR.CPU7, 0x80) // _PPC
Notify (\_PR.CPU7, 0x81) // _CST
}
}
+/* Notify OS to re-read CPU _PPC limit, assuming ^2 CPU count */
+Method (PPCN)
+{
+ If (LGreaterEqual (\PCNT, 2)) {
+ Notify (\_PR.CPU0, 0x80) // _PPC
+ Notify (\_PR.CPU1, 0x80) // _PPC
+ }
+ If (LGreaterEqual (\PCNT, 4)) {
+ Notify (\_PR.CPU2, 0x80) // _PPC
+ Notify (\_PR.CPU3, 0x80) // _PPC
+ }
+ If (LGreaterEqual (\PCNT, 8)) {
+ Notify (\_PR.CPU4, 0x80) // _PPC
+ Notify (\_PR.CPU5, 0x80) // _PPC
+ Notify (\_PR.CPU6, 0x80) // _PPC
+ Notify (\_PR.CPU7, 0x80) // _PPC
+ }
+}
+
/* Notify OS to re-read Throttle Limit tables, assuming ^2 CPU count */
Method (TNOT)
{
More information about the coreboot
mailing list