[coreboot] New patch to review for coreboot: 85c8a36 ELOG: Log run-time SMI southbridge events

Stefan Reinauer (stefan.reinauer@coreboot.org) gerrit at coreboot.org
Tue Jul 24 00:31:33 CEST 2012


Stefan Reinauer (stefan.reinauer at coreboot.org) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/1320

-gerrit

commit 85c8a36b7d8c2a838fb275eeaa02d60e080e941e
Author: Duncan Laurie <dlaurie at chromium.org>
Date:   Sat Jun 23 17:30:19 2012 -0700

    ELOG: Log run-time SMI southbridge events
    
    Events are logged for SMIs that trigger ACPI sleeps state
    entry and when the power button press triggers an SMI such
    as at the developer/recovery screens.
    
    Generate ACPI sleep state events and power button
    events and verify they show up in the log:
    
    153 | 2012-06-23 17:12:59 | ACPI Enter | S5
    184 | 2012-06-23 17:15:50 | ACPI Enter | S3
    216 | 2012-06-23 17:28:58 | Power Button
    
    Change-Id: Iba134d619780e459bce189d36d57844997ffb009
    Signed-off-by: Duncan Laurie <dlaurie at chromium.org>
---
 src/southbridge/intel/bd82x6x/smihandler.c |    9 +++++++++
 1 files changed, 9 insertions(+), 0 deletions(-)

diff --git a/src/southbridge/intel/bd82x6x/smihandler.c b/src/southbridge/intel/bd82x6x/smihandler.c
index 715a82f..3716bf1 100644
--- a/src/southbridge/intel/bd82x6x/smihandler.c
+++ b/src/southbridge/intel/bd82x6x/smihandler.c
@@ -346,6 +346,12 @@ static void southbridge_smi_sleep(unsigned int node, smm_state_save_area_t *stat
 	if (mainboard_sleep)
 		mainboard_sleep(slp_typ);
 
+#if CONFIG_ELOG_GSMI
+	/* Log S3, S4, and S5 entry */
+	if (slp_typ >= 5)
+		elog_add_event_byte(ELOG_TYPE_ACPI_ENTER, slp_typ-2);
+#endif
+
 	/* Next, do the deed.
 	 */
 
@@ -526,6 +532,9 @@ static void southbridge_smi_pm1(unsigned int node, smm_state_save_area_t *state_
 		// power button pressed
 		u32 reg32;
 		reg32 = (7 << 10) | (1 << 13);
+#if CONFIG_ELOG_GSMI
+		elog_add_event(ELOG_TYPE_POWER_BUTTON);
+#endif
 		outl(reg32, pmbase + PM1_CNT);
 	}
 }




More information about the coreboot mailing list