No subject

Sun Dec 9 17:34:17 CET 2012

...For accessing the 4M byte BIOS storage space, the ID[2:0] pins are
inverted in the ROM and are compared to address lines [21:19]. ID[3]
can be
used as like active low chip-select pin.

Ergo, tie ID3 high, chip effectively disabled, same outcome as using
the ID2 pin as you say though.

More information about the coreboot mailing list