[coreboot] New patch to review for coreboot: a47c78c microcode: print date of microcode and unify output

Stefan Reinauer (stefan.reinauer@coreboot.org) gerrit at coreboot.org
Thu Apr 26 02:07:06 CEST 2012

Stefan Reinauer (stefan.reinauer at coreboot.org) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/929


commit a47c78cd07f694b35de5f82270cae93da7780125
Author: Stefan Reinauer <stefan.reinauer at coreboot.org>
Date:   Thu Apr 26 02:04:53 2012 +0200

    microcode: print date of microcode and unify output
    Most subsystems print their name with a colon, and then the
    message. Do the same thing for the microcode update code.
    Also, each microcode update has a date header. Print the
    date from that header to make it easier to determine whether
    you're running the latest microcode.
    Change-Id: Ic22947c4b9f0502d4091d975e1f1ab42f70aa1aa
    Signed-off-by: Stefan Reinauer <reinauer at google.com>
 src/cpu/intel/microcode/microcode.c |    8 +++++---
 1 files changed, 5 insertions(+), 3 deletions(-)

diff --git a/src/cpu/intel/microcode/microcode.c b/src/cpu/intel/microcode/microcode.c
index 91f7762..1511798 100644
--- a/src/cpu/intel/microcode/microcode.c
+++ b/src/cpu/intel/microcode/microcode.c
@@ -95,7 +95,7 @@ void intel_update_microcode(const void *microcode_updates)
 	/* If this code is compiled with ROMCC we're probably in
 	 * the bootblock and don't have console output yet.
-	printk(BIOS_DEBUG, "microcode_info: sig=0x%08x pf=0x%08x rev=0x%08x\n",
+	printk(BIOS_DEBUG, "microcode: sig=0x%x pf=0x%x revision=0x%x\n",
 			sig, pf, rev);
@@ -111,8 +111,10 @@ void intel_update_microcode(const void *microcode_updates)
 			new_rev = read_microcode_rev();
 #if !defined(__ROMCC__)
-			printk(BIOS_DEBUG, "microcode updated to revision: "
-				    "%08x from revision %08x\n", new_rev, rev);
+			printk(BIOS_DEBUG, "microcode: updated to revision "
+				    "0x%x date=%04x-%02x-%02x\n", new_rev,
+				    m->date & 0xffff, (m->date >> 16) & 0xff,
+				    (m->date >> 24) & 0xff);

More information about the coreboot mailing list