[coreboot] [commit] r6463 - in trunk/src: mainboard/amd/mahogany mainboard/amd/mahogany_fam10 mainboard/amd/tilapia_fam10 mainboard/asrock/939a785gmh mainboard/asus/m4a78-em mainboard/asus/m4a785-m mainboard/...

Peter Stuge peter at stuge.se
Mon Mar 28 15:46:41 CEST 2011


repository service wrote:
> Log:
> SP5100's code is based on SB700. Change the legacy sb700 of sb7xx_51xx.
> Since the SB700 has changed to sb7xx_51xx, change legacy name in
> other mainboard.
..

> Modified: trunk/src/mainboard/amd/tilapia_fam10/dsdt.asl
> ==============================================================================
> --- trunk/src/mainboard/amd/tilapia_fam10/dsdt.asl	Sun Mar 27 18:39:58 2011	(r6462)
> +++ trunk/src/mainboard/amd/tilapia_fam10/dsdt.asl	Mon Mar 28 05:33:10 2011	(r6463)
> @@ -1544,6 +1544,7 @@
>  					0xF300			/* length */
>  				)
>  
> +#if 0
>  				Memory32Fixed(READWRITE, 0, 0xA0000, BSMM)
>  				Memory32Fixed(READONLY, 0x000A0000, 0x00020000, VGAM) 	/* VGA memory space */
>  				Memory32Fixed(READONLY, 0x000C0000, 0x00020000, EMM1)	/* Assume C0000-E0000 empty */
> @@ -1585,12 +1586,16 @@
>  					,,
>  					PEBM
>  				)
> +#endif
>  
> +				/* memory space for PCI BARs below 4GB */
> +				Memory32Fixed(ReadOnly, 0x00000000, 0x00000000, MMIO)
>  			}) /* End Name(_SB.PCI0.CRES) */
>  
>  			Method(_CRS, 0) {
>  				/* DBGO("\\_SB\\PCI0\\_CRS\n") */
>  
> +#if 0
>  				CreateDWordField(CRES, ^EMM1._BAS, EM1B)
>  				CreateDWordField(CRES, ^EMM1._LEN, EM1L)
>  				CreateDWordField(CRES, ^DMLO._BAS, DMLB)
> @@ -1628,6 +1633,22 @@
>  					ShiftLeft(PBAD,16,EBMB)		/* Reserve the "BIOS" space */
>  					Store(PBLN,EBML)
>  				}
> +#endif
> +
> +				CreateDWordField(CRES, ^MMIO._BAS, MM1B)
> +				CreateDWordField(CRES, ^MMIO._LEN, MM1L)
> +				/*
> +				 * Declare memory between TOM1 and 4GB as available
> +				 * for PCI MMIO.
> +				 * Use ShiftLeft to avoid 64bit constant (for XP).
> +				 * This will work even if the OS does 32bit arithmetic, as
> +				 * 32bit (0x00000000 - TOM1) will wrap and give the same
> +				 * result as 64bit (0x100000000 - TOM1).
> +				 */
> +				Store(TOM1, MM1B)
> +				ShiftLeft(0x10000000, 4, Local0)
> +				Subtract(Local0, TOM1, Local0)
> +				Store(Local0, MM1L)
>  
>  				Return(CRES) /* note to change the Name buffer */
>  			}  /* end of Method(_SB.PCI0._CRS) */

Hm, are these changes to tilapia related to the sb7xx/sb51xx
components?


//Peter




More information about the coreboot mailing list