[coreboot] [commit] r6433 - trunk/util/superiotool

repository service svn at coreboot.org
Sun Mar 6 18:58:32 CET 2011


Author: hailfinger
Date: Sun Mar  6 18:58:31 2011
New Revision: 6433
URL: https://tracker.coreboot.org/trac/coreboot/changeset/6433

Log:
Add support for the NSC PC87364 Super I/O.

superiotool -deV output:
http://www.flashrom.org/pipermail/flashrom/2011-March/005878.html

Signed-off-by: Michael Karcher <flashrom at mkarcher.dialup.fu-berlin.de>
Acked-by: Stefan Reinauer <stefan.reinauer at coreboot.org>

Modified:
   trunk/util/superiotool/nsc.c

Modified: trunk/util/superiotool/nsc.c
==============================================================================
--- trunk/util/superiotool/nsc.c	Fri Mar  4 21:01:15 2011	(r6432)
+++ trunk/util/superiotool/nsc.c	Sun Mar  6 18:58:31 2011	(r6433)
@@ -242,6 +242,48 @@
 			{0x00,0x00,0x00,0x00,0x00,0x04,0x04,0x00,EOT}},
 		{EOT}}},
 	{0xe4, "PC87364", {
+		{NOLDN, NULL,
+			{0x20,0x21,0x22,0x23,0x24,0x25,0x26,0x27,0x28,0x2a,
+			 0x2b,0x2c,0x2d,0x2e,EOT},
+			{0xe4,0x11,0x00,0x03,0x00,0x00,0x00,NANA,0x00,MISC,
+			 0x00,0x00,NANA,RSVD,EOT}},
+		{0x0, "Floppy",
+			{0x30,0x60,0x61,0x70,0x71,0x74,0x75,0xf0,0xf1,EOT},
+			{0x00,0x03,0xf2,0x06,0x03,0x02,0x04,0x24,0x00,EOT}},
+		{0x1, "Parallel port",
+			{0x30,0x60,0x61,0x70,0x71,0x74,0x75,0xf0,EOT},
+			{0x00,0x02,0x78,0x07,0x02,0x04,0x04,0xf2,EOT}},
+		{0x2, "COM2",
+			{0x30,0x60,0x61,0x70,0x71,0x74,0x75,0xf0,EOT},
+			{0x00,0x02,0xf8,0x03,0x03,0x04,0x04,0x02,EOT}},
+		{0x3, "COM1",
+			{0x30,0x60,0x61,0x70,0x71,0x74,0x75,0xf0,EOT},
+			{0x00,0x03,0xf8,0x04,0x03,0x04,0x04,0x02,EOT}},
+		{0x4, "System wake-up control (SWC)",
+			{0x30,0x60,0x61,0x70,0x71,0x74,0x75,EOT},
+			{0x00,0x00,0x00,0x00,0x03,0x04,0x04,EOT}},
+		{0x5, "Mouse",
+			{0x30,0x70,0x71,0x74,0x75,EOT},
+			{0x00,0x0c,0x02,0x04,0x04,EOT}},
+		{0x6, "Keyboard",
+			{0x30,0x60,0x61,0x62,0x63,0x70,0x71,0x74,0x75,0xf0,
+			 EOT},
+			{0x01,0x00,0x60,0x00,0x64,0x01,0x02,0x04,0x04,0x40,
+			 EOT}},
+		{0x7, "GPIO",
+			{0x30,0x60,0x61,0x70,0x71,0x74,0x75,0xf0,0xf1,0xf2,
+			 EOT},
+			{0x00,0x00,0x00,0x00,0x03,0x04,0x04,0x00,0x00,0x00,
+			 EOT}},
+		{0x8, "ACCESS.bus (ACB)",
+			{0x30,0x60,0x61,0x70,0x71,0x74,0x75,0xf0,EOT},
+			{0x00,0x00,0x00,0x00,0x03,0x04,0x04,0x00,EOT}},
+		{0x9, "Fan speed control and monitor (FSCM)",
+			{0x30,0x60,0x61,0x70,0x71,0x74,0x75,0xf0,0xf1,EOT},
+			{0x00,0x00,0x00,0x00,0x03,0x04,0x04,0x00,0x00,EOT}},
+		{0xa, "Watchdog timer",
+			{0x30,0x60,0x61,0x70,0x71,0x74,0x75,0xf0,EOT},
+			{0x00,0x00,0x00,0x00,0x03,0x04,0x04,0x02,EOT}},
 		{EOT}}},
 	{0xe5, "PC87365", {	/* SRID[7..0] == chip revision */
 		{EOT}}},




More information about the coreboot mailing list