[coreboot] New patch to review: 69f0b38 Add SMSC SCH3114 superio register descriptions to superiotool.

Mark Norman (mpnorman@gmail.com) gerrit at coreboot.org
Sat Jun 18 02:59:27 CEST 2011


Mark Norman (mpnorman at gmail.com) just uploaded a new patch set to gerrit, which you can find at
http://review.coreboot.org/43

-gerrit

commit 69f0b386a0ffc9a5d78818626e7ebf500a1db012
Author: Mark Norman <mpnorman at gmail.com>
Date:   Sat Jun 18 10:24:36 2011 +0930

    Add SMSC SCH3114 superio register descriptions to superiotool.
    
    This has been tested on a Aaeon PFM-540I RevB PC104 SBC.
    
    Change-Id: Ie02875a1fa2d90d7cc843ce745f727312f7b7aec
    Signed-off-by: Mark Norman <mpnorman at gmail.com>
---
 util/superiotool/smsc.c |   31 +++++++++++++++++++++++++++++++
 1 files changed, 31 insertions(+), 0 deletions(-)

diff --git a/util/superiotool/smsc.c b/util/superiotool/smsc.c
index 820be08..17925ae 100644
--- a/util/superiotool/smsc.c
+++ b/util/superiotool/smsc.c
@@ -678,6 +678,37 @@ static const struct superio_registers reg_table[] = {
 	{0x7c, "SCH3112", {
 		{EOT}}},
 	{0x7d, "SCH3114", {
+		{NOLDN, NULL,
+			{0x02,0x03,0x20,0x21,0x22,0x23,0x24,0x26,0x27,
+			 0x28,0x29,0x2a,0x2b,0x2c,0x2d,0x2e,0x2f,EOT},
+			{0x00,RSVD,0x7D,RSVD,0x00,RSVD,0x44,MISC,0x00,
+			 RSVD,0x00,0x00,0x00,0x00,0x00,0x00,0x00,EOT}},
+		{0x0, "Floppy",
+			{0x30,0x60,0x61,0x70,0x74,0xf0,0xf1,0xf2,0xf4,
+			 0xf5,EOT},
+			{0x00,0x03,0xf0,0x06,0x02,0x0e,0x00,0xff,0x00,
+			 0x00,EOT}},
+		{0x3, "Parallel port",
+			{0x30,0x60,0x61,0x70,0x74,0xf0,0xf1,EOT},
+			{0x00,0x00,0x00,0x00,0x04,0x3c,0x00,EOT}},
+		{0x4, "COM1",
+			{0x30,0x60,0x61,0x70,0xf0,EOT},
+			{0x00,0x00,0x00,0x00,0x00,EOT}},
+		{0x5, "COM2",
+			{0x30,0x60,0x61,0x70,0xf0,0xf1,0xf2,EOT},
+			{0x00,0x00,0x00,0x00,0x00,0x02,0x03,EOT}},
+		{0x7, "Keyboard",
+			{0x30,0x70,0x72,0xf0,EOT},
+			{0x00,0x00,0x00,0x00,EOT}},
+		{0xa, "Runtime registers",
+			{0x30,0x60,0x61,0x62,0x63,0xf0,0xf1,0xf2,EOT},
+			{0x00,0x00,0x00,0x00,0x00,NANA,0x00,0x04,EOT}},
+		{0xb, "COM3",
+			{0x30,0x60,0x61,0x70,0xf0,EOT},
+			{0x00,0x00,0x00,0x00,0x00,EOT}},
+		{0xc, "COM4",
+			{0x30,0x60,0x61,0x70,0xf0,EOT},
+			{0x00,0x00,0x00,0x00,0x00,EOT}},
 		{EOT}}},
 	{0x7f, "SCH3116", {
 		{EOT}}},




More information about the coreboot mailing list