[coreboot] VIA EPIA V5000 Problems
andreas.franz at gmail.com
Wed Apr 6 10:55:37 CEST 2011
I am trying to use Coreboot + Filo + Debian Linux on the VIA EPIA V5000 board.
I had no problems compiling and flashing coreboot, but running into
trouble when booting.
The serial console states the following and than simply stops:
vt8601 init starting
00000000 is the north
0120d4 is the computed timing
set ref. rate
enable multi-page open
Slot 00 is SDRAM 08000000 bytes x2
000c is the MA type
Slot 01 is empty
Slot 02 is empty
Slot 03 is empty
Check CBFS header at fffeffe0
magic is 4f524243
Found CBFS header at fffeffe0
CBFS: follow chain: fffc0000 + 28 + 487 + align -> fffc04c0
CBFS: follow chain: fffc04c0 + 38 + 10000 + align -> fffd0500
Stage: loading fallback/coreboot_ram @ 0x100000 (114688 bytes), entry @ 0x100000
I guess ist has something to do with RAM-init?
Any help/hint is appreciated.
More information about the coreboot