[coreboot] [commit] r6134 - trunk/src/mainboard/asrock/939a785gmh

repository service svn at coreboot.org
Tue Nov 30 21:18:53 CET 2010


Author: ruik
Date: Tue Nov 30 21:18:53 2010
New Revision: 6134
URL: https://tracker.coreboot.org/trac/coreboot/changeset/6134

Log:
Fix the SPD to channel mapping. Please note that there is something wrong with UMA.

Single channel (in slot DDR1 and DDR3) produces strange artefacts on screen (and hang)
Dual Channel (in DDR1 and DDR2 aka blue slot) - works nice
All slots populated - same case as Single channel - must be something wrong with UMA.

Tested with 2x 512MB CAS 2.5 DDR400

Signed-off-by: Rudolf Marek <r.marek at assembler.cz>
Acked-by: Rudolf Marek <r.marek at assembler.cz>

Modified:
   trunk/src/mainboard/asrock/939a785gmh/romstage.c

Modified: trunk/src/mainboard/asrock/939a785gmh/romstage.c
==============================================================================
--- trunk/src/mainboard/asrock/939a785gmh/romstage.c	Tue Nov 30 03:05:17 2010	(r6133)
+++ trunk/src/mainboard/asrock/939a785gmh/romstage.c	Tue Nov 30 21:18:53 2010	(r6134)
@@ -121,7 +121,7 @@
 
 void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
 {
-	static const u16 spd_addr[] = { DIMM0, 0, 0, 0, DIMM1, 0, 0, 0, };
+	static const u16 spd_addr[] = { DIMM0, DIMM2, 0, 0, DIMM1, DIMM3, 0, 0, };
 	int needs_reset = 0;
 	u32 bsp_apicid = 0;
 	msr_t msr;




More information about the coreboot mailing list